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Aim of the thesis was to develop and build an embedded hardware device that utilizes a SoC 
from the Nordic Semiconductor nRF52-series. The purpose was to create a modular platform 
that would be capable of controlling later developed control system applications. The selected 
example application was a heating control system for a small scale wood chip burning water 
boiler.
The  nRF52-series  devices  are  SoC’s  with  integrated  2.4 GHz radio  modules,  which  are 
intended for implementing low bandwidth wireless networks such as BLE or ANT+. The devices 
have a ARM Cortex-M4 processors integrated to a set of peripheral devices. The processors  
are capable of running both application code and wireless networks stacks in the same device, 
which makes them fully integrated wireless SoC solutions. In the platform the radio is planned to 
be used for  extending the user  interface as well  as connecting additional  devices such as 
sensors. However, the content of the thesis is solely focused on developing and implementing 
hardware part of the design.
The hardware developed in the thesis is a modular three board design. Consisting of one 
main board with the SoC and two auxiliary boards with connection interfaces to the application.  
The boards are supplied from mains network and can control three mains powered devices with 
duplicated switches for safety. When mains network is not available, the device operates from a 
integrated li-ion battery which keeps non-mains related features working from several hours to  
multiple days. Other main features include a BLE radio, USB serial interface, battery charger  
and a configurable interface for thermocouples and resistive temperature sensors. Additionally 
the device has a user interface consisting of a LED-array, two digit 7-segment display, buzzer,  
buttons and a motorized potentiometer.
Design decisions, implementation and some operational theory are covered in the theoretical 
part  of  the thesis.  In  the practical  part  of  the thesis,  all  features of  the three boards were 
designed as well as a schematic and layout of the boards were drawn. Component sourcing, 
board assembly and reflow soldering were also done within the thesis. All boards were designed 
to fit in a off-the-self enclosure with custom designed and manufactured front panel serving as 
the user interface.
The  work  done during  the  thesis  covers  a  full  electronic  hardware  device  development 
process and resulted in an actual devices that can be used to control applications such as the  
boiler heating system.
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May 2019
Työn tavoitteena oli  kehittää ja rakentaa sulautettu elektroninen ohjainlaite, joka perustuu 
Nordic  Semiconductor:in  nRF52-prosessoriperheeseen.  Tarkoituksena  oli  suunnitella  laite 
modulaariseksi  kehitysalustaksi,  jota  voitaisiin  myöhemmin  hyödyntää  erilaisten 
ohjainjärjestelmien kehittämiseen.  Tässä työssä suunniteltu  laite  on tarkoitettu stokerikattilan 
paloprosessin ohjaamiseen.
NRF52-sarjan  järjestelmäpiirit  sisältävät  integroidun  2.4GHz  radio  oheislaitteen,  joka  on 
tarkoitettu matalan siirtonopeuden langattomien verkkojen kuten BLE tai ANT+ toteuttamiseen. 
Järjestelmäpiiri  pohjautuu  ARM  Cortex-M4  prosessoriin,  joka  kykenee  suorittamaan  sekä 
langattomanverkon-ohjelmapinoa  että  käyttäjäsovellusta  samassa  laitteessa.  Työssä  radio-
ominaisuus on suunniteltu hyödynnettävän sekä käyttöliittymän laajentamiseen että tukemaan 
ulkoisia  BLE-teknologiaa  hyödyntäviä  sensoreita  ja  toimilaitteita.  Työn  sisältö  on  rajattu 
ainoastaan elektroniikan sekä koteloinnin suunnitteluun ja toteuttamiseen.
Kehitysalusta  koostuu  kolmesta  piirilevystä,  jotka  muodostavat  yhdessä  modulaarisen 
prosessin  ohjauslaitteen.  Yksi  piirilevyistä  sisältää järjestelmäpiirin,  joka ohjaa muilla  levyillä 
toteutettuja  lähtöjä  sekä  tuloja.  Laite  toimii  yksivaiheisella  verkkovirralla  ja  sisältää  kolme 
kahdennetulla kytkimellä toteutettua ohjauslähtöä. Kun laite ei ole kytketty verkkojännitteeseen, 
suurin  osa  järjestelmän  toiminnoista  on  edelleen  käytettävissä  useita  tunteja  tai  päiviä 
integroidun  Li-ion  akkujärjestelmäoption  ansiosta.  Tämän  lisäksi  elektroniikka  sisältää  BLE 
radion, USB-sarjaväylä yhteyden, akun latauspiirin ja monikäyttöisen termopari- ja resistanssi 
lämpötila-anturi  tuen.  Laitteessa  on  myös  käyttöliittymä,  joka  koostuu  LEDeistä,  kahdesta 
seitsemänsegmentti näytöstä, summerista, painikkeista ja moottoroidusta potentiometristä.
Suunnittelu, toteutus ja osa teoriasta muodostavat työn teoreettisen osion. Käytännön osuus 
koostuu  kolmen  piirilevyn  piiri-  ja  layout-kaavion  suunnittelusta  sekä  komponenttien 
hankinnasta,  piirilevyn  kokoonpanosta  ja  komponenttien  juottamisesta.  Elektroniikan  lisäksi 
työssä  tehtiin  pienimuotoinen  mekaniikka  suunnittelu/toteutus  osuus,  jossa  valmiiseen 
laitekoteloon tehtiin kustomoitu etupaneeli ja siihen integroitu käyttöliittymä.
Työn  tekeminen  sisälsi  kaikki  normaalin  elektroniikkalaitteen  suunnittelun  vaiheet  ja 
lopputuloksena  oli  ohjelmoitava  ohjainlaite,  joka  soveltuu  yksinkertaisen  järjestelmän  kuten 
stokeri lämmityskattilan polttoprosessin ohjaamiseen.
Avainsanat: nRF52 järjestelmäpiiri, nRF52832, ohjausjärjestelmä, elektroniikka, elektroniikka 
suunnittelu, BLE 
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11 INTRODUCTION
The intent  of the thesis  is  to  develop a proof of concept  platform, that  includes  all 
necessary hardware to run a simple control system. The end-application is a small scale 
wood chip boiler,  which could be used to supply home’s central  heating and/or hot 
water system. It is a simple and slowly changing control system, which is inherently 
difficult to optimize without external information such as weather, heat usage and fuel 
quality information. This kind of data can be added to the controller with multiple ways 
–  one  of  them being  a  Bluetooth  Low Energy  (BLE)  based  interface.  Ubiquity  of 
Bluetooth  (and BLE) in  mobile  phones  and tablet  devices  makes  it  also perfect  for 
implementing an extended user interface for applications such as the one discussed in 
this thesis.
The decision of using BLE interface in the controller led to the selection of a system on 
a chip  (SoC) device from nRF52-series made by Nordic Semiconductor. All devices in 
this  series  include  an  ARM  Cortex  microcontroller  with  integrated  2.4 GHz  radio 
peripheral. The radio peripheral supports low power and low speed protocols such as 
BLE.  Because  of  the  built-in  radio,  processor  and additional  peripherals,  the  entire 
control system could be designed around this single SoC. An overview of the SoC and 
its functions is given in Chapter 2.
The content  of  the thesis  is  only  focused on the hardware  development  part  of  the 
platform. This includes designing, specifying and implementing the necessary circuitry 
as well as drawing the layout and routing for the boards. In order to use the boards in 
the  end-application  everything had to  be  designed into  a  dust  proof  enclosure  with 
custom user interface.  Because the platform was made as a one person project,  also 
component sourcing and assembly was done in parallel  with the design and writing 
work. However, this was left out from the written part of the thesis.
The functionality of the platform is divided into three separate boards, which allow it to 
be modified for different applications – other than the wood chip burner end-application 
described in Chapter  3. One of the boards is a non-application specific Logic board, 
2which includes the SoC with 2.4GHz radio, USB-serial port and SD-card interfaces as 
well as a calendar based battery backed-up timekeeping. Additionally, it implements a 
physical user-interface consisting of led display panel, motorized potentiometer, buzzer 
and buttons. The board can be powered from a single-cell lithium-ion battery, USB-port 
or either of the two connected boards. The battery can be charged with the on-board 
charger  when  powered  from one  of  the  other  sources.  In  this  thesis,  the  power  is 
supplied under normal operation from a mains network connected board referred to as 
Power board.  This board includes  three mains voltage rated outputs with duplicated 
switches.  Other  implemented  features  are  output  safety  cut-off  circuit,  supply 
monitoring and a option to change the outputs to be phase angle controlled. For safety 
reasons, the mains rated section of the board is galvanically isolated from the rest of the 
platform. The third board is called Extension board and it is used as connection for 
external  sensors  and/or  buses.  For  the  end-application  of  this  thesis,  a  circuit  for 
measuring  two  temperature  sensors  was  implemented  in  the  Extension  board.  The 
circuit is designed to interface with any of three commonly used temperature sensors 
types: Thermistors, thermocouples and RTD sensors. Architecture of each board and 
their  interconnects  are  discussed  in  Chapter  4 while  more  specific  implementation 
details are given in Chapter 5.
In chapter  6, the physical implementation of the device is discussed. The three boards 
were implemented in an ABS plastic enclosure with translucent lid. With the dust proof 
enclosure the platform can be used in the actual  environment.  In addition,  a simple 
physical  user  interface  was  designed  and  made  in  order  to  start/stop/control  the 
application process.
32 NRF52 SERIES DEVICES OVERVIEW
The platform designed in the thesis was built using a system on a chip (SoC) from the 
Nordic  Semiconductor  nRF52-series.  The nRF52 devices  are  successors  for  nRF51-
series and feature a more powerful processor, increased memory and new peripherals. 
During the beginning of the thesis there was only one device in the series with two 
memory and case options. This device was nRF52832 and it was used as the controller  
for the hardware platform.
The objective of the overview chapter is to give understanding of the various hardware 
features  of  nRF52832 SoC.  Also  two other  models  (nRF52840 and nRF52810)  are 
shortly compared to the selected SoC. The other versions were released during writing 
of the thesis and hence couldn’t be considered for the design.
2.1 NRF52832 SoC
The nRF52832 is intended for applications needing a Bluetooth® low energy (BLE), 
ANTTM or  in  general  Internet  of  Things  (IoT)  connectivity.  The  device  is  a  fully 
integrated wireless SoC solution,  which means it  can run both application code and 
wireless stack in the same chip.  Nordic Semiconductor  offers free wireless protocol 
stacks  as  precompiled  binary  images  called  SoftDevices.  The  nRF52832  has 
SoftDevices for BLE, ANT and proprietary Nordic protocols. All of the protocols rely 
on a built-in radio peripheral, which features a 2.4 GHz transceiver and receiver along 
with  auxiliary devices to help with e.g. the packet handling, CRC generation and data 
whitening tasks.
The SoC has a Cortex-M4F processor with up to 64 kB of RAM and 512 kB of flash 
memory. It runs at 64MHz clock generated by an internal PLL, which also generates 
auxiliary clock sources for peripheral devices. These peripherals consist of five general 
purpose timers, three pulse-width modulation timers and five different types of external 
bus peripherals (SPI, UART, TWI, I2S and PDM). The SoC also has three real-time 
counters that run on a separate low-frequency clock source. For analog measurements a 
12-bit analog-to-digital converter and two different analog comparator peripherals are 
4provided. The SoC is programmable through a standard DAP port that only supports 
SWD protocol communications (no JTAG support). 
In this chapter the processor and other hardware features of the SoC are summarized 
along with the memory and package options provided by the manufacturer.
2.1.1 Cortex-M4F Processor
The nRF52832 has a ARM® Cortex® -M4F processor with a floating point unit. M4-
series processors are based on modified Harvard architecture, which means they have 
separate interfaces for instructions (ICode), data (DCode) and system (System) buses. 
They use a Thumb2 instruction set, which mixes 16- and 32-bit instructions to make the 
code footprint smaller. Instructions are executed in a three stage pipeline. The specific 
architecture  is  called  the  ARMv7E-M.  It  is  an  extended  version  of  AMRv7-M 
architecture that was introduced with Cortex-M3 processors. The extension adds digital 
signal  processing  (DSP)  capabilities  to  the  processor,  which  namely  include  single 
instruction  multiple  data  (SIMD)  and  faster  single  cycle  multiply-accumulate  (fast 
MAC) operations. In addition, a floating point unit (FPU) is only available for devices 
using the extended architecture. Letter F in the end of the name denotes support for the 
single precision floating point unit. All registers of the nRF52832 are 32-bit long and 
the memory system is little endian. [1]
The nRF52832 processor doesn’t implement some of the optional features of Cortex-
M4 processor architecture.  Features such as wake-up interrupt controller  (WIC), bit-
banded memory, embedded trace buffer (ETB) and AHB trace macrocell (HTM) are not 
implemented. Another (also optional) feature called memory protection unit (MPU) is 
implemented, but no support from Nordic Semiconductor is given for using it. Unlike 
when using  a  WIC,  the  device  can  only  be woken up from sleep  mode by certain 
peripherals  instead  of  interrupts.  The nRF52832 doesn’t  have  any bit-band memory 
accessible regions, but certain peripherals have bit-wise settable and clearable duplicate 
registers instead. 
[2]
5Nested Vector Interrupt Controller
Interrupts are handled in a Nested Vector Interrupt Controller (NVIC), which is part of 
the  Cortex-M4  processor.  The  NVIC  handles  interrupts  from  the  peripherals  and 
exceptions from the processor.  A Cortex-M4 NVIC can support up to 240 interrupt 
requests  (IRQ),  a  Non-Maskable  Interrupt  (NMI),  a  SysTick  (System  Tick)  timer 
interrupt, and a number of system exceptions. Latency to an interrupt is kept short by 
having a fixed vector table for Interrupt Service Routine (ISR) execution addresses and 
also having processor key registers pushed to a stack memory automatically before the 
routine is started. The execution delay for a ISR is only 12 clock cycles. A running ISR 
can be pre-empted if another exception with a higher priority is triggered.
The  nRF52832  implements  39  peripheral  IDs,  which  are  mapped  to  corresponding 
peripheral IRQs (e.g. ID 15 to IRQ 15). An IRQ exception is triggered by activation of 
events inside a peripheral. A peripheral event can generate interrupts in NVIC, but only 
if it has a corresponding bit set in the interrupt enable register (INTEN). The execution 
order of interrupt requests depends on their priority. The nRF52832 implements three 
priority bits, which can enable eight different programmable interrupt priority levels.
[2]
2.1.2 Clock and Power Subsystems
Clock Subsystem
The  clock  control  system  of  nRF52832  consists  of  two  controllers:  HFCLK  and 
LFCLK. Both of them have multiple  internal  and external  clock sources.  The clock 
distribution  is  automatically  handled and grouped per  active  module  by a  dedicated 
controller, which saves power by turning off unused clock branches.
The high frequency clock (HFCLK) source is created by a phase-locked loop (PLL) 
circuit, which can run either open-loop or locked to an external crystal signal. The open-
loop  mode  creates  an  internal  high-frequency  oscillator  (HFINT)  source,  which  is 
always available and used when a more accurate closed loop crystal oscillator (HFXO) 
driver  is  not  running.  External  clock  signals,  other  than  a  32 MHz crystal,  are  not 
6supported. The PLL provides a 64 MHz clock for the CPU and three peripheral clocks: 
32 MHz,  16 MHz and  1 MHz.  Each  peripheral  has  to  selectively  requests  its  clock 
source. Unused clocks are automatically turned off by a power management unit to save 
energy. 
The HFCLK sources need to be accurate if wireless software stacks (SoftDevices) are 
intended to be used. For example, the BLE SoftDevice requires that HFXO is used with 
a crystal that has a tolerance better than ±40 ppm.
The low frequency clock (LFCLK) source runs at 32.768 kHz and can be generated 
from multiple sources. It can be produced internally from the RC oscillator (LFRC) or 
synthesized from the HFXO signal (LFSYNT). The RC oscillator has a tendency to drift 
significantly with temperature.  This can be mitigated using a calibration feature that 
corrects  the  frequency  by  using  the  HFXO  as  a  reference.  However,  much  better 
accuracies can be obtained using external clock sources. The LFCLK module has a built 
in crystal driver, which can be used to drive external tuning-fork crystals. Alternatively 
externally generated clock signals can be fed directly to the input pin of the driver. The 
input  can  be  configured  to  accept  either  low  or  full  voltage  swing  external  clock 
sources.
The LFCLK is used exclusively  by a watchdog timer (WDT) and real-time counter 
(RTC) peripherals. An accurate clock source for the LFCLK is required, because for 
example the BLE software stack requires better than ±250 ppm tolerance clock source 
to be used.
[2]
Power Subsystem
The  nRF52832  has  an  embedded  main  voltage  regulator  consisting  of  a  parallel 
connected  switch-mode  DC/DC regulator  and  a  low dropout  linear  regulator.  They 
produce a 1.3 V system power voltage rail from 1.7 to 3.6 V supply voltage (VDD). The 
1.3 V voltage rail is used for the radio and other analog peripherals as well as the GPIO 
port drivers. In addition, the nRF52832 has an internal dedicated linear regulator for 
0.9 V internal digital logic circuits. All of the regulators are controlled by a Power and 
Clock  Management  Unit  (PMU),  which  additionally  controls  the  oscillators, 
7peripherals,  RAM  and  CPU  power  modes.  The  PMU  automatically  detects  which 
resources are used and optimizes the system power based on this information.
The VDD supply  voltage  can  be  monitored  with  built-in  supervisor  circuits,  which 
feature a power on reset (POR), brownout (BOR) and power-fail  comparator  (POF) 
functions.  The  POR detects  supply  voltage  rise  situations,  where  a  300 mV supply 
voltage rise with less than 300 ms rise time can cause it to initiate a system reset. The 
BOR function resets the system when supply voltage is too low for reliable operation. 
The POF features a programmable warning limit,  which can create  an interrupt and 
disables any further writing to the non-volatile memory.
The nRF52832 has two main power modes: system off and system on mode. In system 
off mode all core functionality is powered down and ongoing tasks are terminated. Only 
a reset signal or wake-up event in GPIOTE, LPCOMP or NFC module can revive the 
device from system off mode.  The system on mode is  further  divided into two sub 
power modes: constant latency- and low power sleep mode. In constant latency mode 
current consumption is higher, but the wake-up latency is kept predictable.  The low 
power sleep mode ensures that most efficient  supply option is chosen for the given 
operating condition.
Typical power consumption in system off mode is 0.3 µA while in system on mode the 
base current increases to about four times. The radio peripheral is the biggest single 
internal  power  consumer.  It  uses  typically  6.5 mA  when  in  receive  mode  and 
4.1...7.1 mA  in  transmit  mode  depending  on  the  selected  transmit  power  level. 
However, the radio protocols enable these modes only for short periods of time, which 
makes the average current consumption much smaller. During these short periods, when 
running a 1Mb/s BLE transmission or receive mode, a typical current around 9.2 mA 
can be expected.
[2]
82.1.3 Memory and Peripheral Systems
Memory System
At time of writing, the nRF52832 devices have three memory/case variants as declared 
in Table 1. The architecture supports up to 64 kB of random-access memory (RAM) and 
512 kB of flash memory.
Device RAM Flash Case
nRF52832-QFAA 64 kB 512 kB QFN 6x6
nRF52832-QFAB 32 kB 256 kB QFN 6x6
nRF52832-CIAA 64 kB 512 kB WLCSP
Table 1: Memory and case variants of nRF52832 SoC. [2]
The RAM and flash memories  are accessed using Advanced High-performance Bus 
(AHB) multilayer interconnects. Access is shared between CPU and EasyDMA AHB 
masters based on their priority. The flash memory can only be accessed by the CPU 
using  ICODE  and  DCODE  buses,  which  are  connected  to  a  non-volatile  memory 
controller (NVMC). The NVMC manages all writing, reading and erasing operations in 
the internal flash memory.
The  nRF52832  also  contains  user  information  configuration  registers  (UICR)  and 
factory information configuration registers (FICR). The UICR is a second non-volatile 
memory interface that can be used to store configuration data.  The register contains 
32 x 32 bits  of  storage.  The  FICR  is  a  read-only  memory,  which  contains  pre-
programmed chip-specific information and configuration data.
[2]
RAM and Flash
The  RAM  is  divided  into  eight  AHB slaves  as  shown  in  Figure  1.  Each  slave  is 
connected  to  two  4-kilobyte  RAM sections.  This  makes  a  total  of  64 kB of  RAM 
memory, which is mapped to Data and Code RAM addresses. Variants of the device 
with  less  memory  have  simply  fewer  AHB  slaves.  Each  of  the  slaves  have  an 
independent power control, which allows both sections to be separately powered down 
or set to retain their memory in system off mode. This allows the RAM memory power 
9consumption to be optimized down to the 4 kB sections.
The flash memory is divided into multiple 4 kB pages, which can be further divided into 
8 blocks each with 512 bytes of data as shown in Figure 1. The manufacturer guarantees 
flash memory endurance of 10 000 write/erase cycles. This means that each page can be 
erased (and re-written) the specified time before any bit faults caused by flash wear 
should be expected. The flash can only be written in word (32-bit) sized portions to 
word-aligned addresses. A write operation changes bits to zero. Reversing a bit back to 
one requires erase of the whole 4 kB page. The flash memory type used in nRF52832 
additionally has a write cycle limit of 181 per block between page erases.
 
The  flash  memory  can  be  accessed  exclusively  by  the  CPU through  NVMC using 
DCode and ICode buses. The ICode bus can be cached using a I-Cache module, which 
stores  up  to  2048  bytes  of  instructions.  Using  the  cache  can  increase  the  CPU 
performance and reduce power consumption by minimizing the number of wait cycles 
and flash accesses when the code is executed from the flash. Unlike the flash memory, 
RAM memory access of the SoC is shared between multiple AHB masters. The AHB 
masters consist of the CPU and EasyDMA implementations in certain peripherals. They 
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can access different AHB slave units simultaneously, while accessing the same slave is 
queued based on pre-defined priority.
For RAM memory protection the nRF52832 implements a memory watch unit (MWU) 
peripheral and memory protection unit (MPU) module. Both of them can be used to 
detect unintended memory accesses. The MWU can create events when a monitored 
memory region in data or peripheral memory segments are accessed by the CPU. The 
peripheral can detect read, write or both operations in four configurable and two fixed 
memory address regions. The address region is limited to the Data RAM and peripheral 
registers.  Memory access  can’t  be stopped or  trapped by the  peripheral  but  merely 
indicated with events. The events can be further used to generate peripheral tasks or 
CPU interrupts. The MPU module is implemented in the ARM processor, but is not 
officially supported by the manufacturer. Unlike MWU, the MPU can be set to monitor 
and/or block the CPU from accessing any memory segments of the device. It has eight 
configurable address ranges, which can be as small as 32 bytes. Neither of the memory 
protection systems (MWU or MPU) can detect or block EasyDMA masters accessing 
the memory.
The previously mentioned MPU module can be used also for flash memory protection. 
However, the nRF52832 implements a dedicated peripheral for flash block protection 
(BROT), which can be used for the non-volatile memory erase and write protection. The 
protected block size matches the flash memory page size (4kB). If the protected areas 
are accessed the CPU will initiate a hard fault and reset.
[2]
EasyDMA
An easy-to-use direct memory access (EasyDMA) module is used by 14 different type 
of peripherals to gain direct access to the Data RAM without involvement of the CPU. 
The  module  is  implemented  separately  for  each  peripheral  containing  at  least  one 
channel  which can act  as an AHB bus master.  The Data RAM has eight  AHB bus 
slaves, which can be accessed by the bus masters based on an AHB multilayer priority 
table. Many peripherals have two instances of transfer channels e.g. one for receiving 
and one for transmitting packets. All transfer operations are done in full byte mode.
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[2]
Peripheral Subsystem
The  nRF52832  has  62  peripheral  instances,  which  are  accessible  through  an  APB 
interface.  The peripherals  are mapped to the system address map starting from base 
address 0x40000000. In addition, the nRF52832 has a GPIO peripheral, which uses the 
faster  AHB interface  and  hence  is  located  in  the  0x50000000  address  space.  Each 
peripheral  instance is  assigned a  fixed size address  space  of 1024 x 32 bit  (0x1000) 
registers and a sequential ID number. Some peripheral instances have shared resources 
and thus occupy the same address space and ID. Only one of these instances can be 
enabled at a time – an exception to this are peripherals with ID 0. The nRF52832 has a 
total of 39 assigned peripheral IDs (as listed in Appendix D).
A peripheral register address space starts from a base address of the peripheral. A single 
register is 32-bit wide and offset by a specific amount from the peripheral base address. 
A  typical  peripheral  register  address  space  starts  with  tasks  and  events  registers 
followed by possible shorts and interrupt configuration registers. In addition, all of the 
peripherals have peripheral specific configuration registers to control them.
[2]
Tasks and Events
The nRF52832 uses a tasks and events based peripheral access system, where certain 
essential controls and statuses are exposed to the peripheral‘s tasks and events registers 
respectively.  This  enables  peripheral-to-peripheral  based  control  as  well  as  simple 
interface for the CPU.
Normally, peripherals are controlled by the CPU by writing to configuration and task 
registers, but due to the tasks and events based access system other control sources are 
also available: programmable peripheral interconnect (PPI) and shortcuts (SHORTS). 
All of these three sources can start a task in a peripheral as illustrated in Figure 2. The 
tasks are generated by CPU and they are used to trigger actions in peripheral, such as 
starting,  stopping,  ending,  resuming,  enabling  or  disabling  particular  behavior.  Each 
peripheral  can  have  multiple  tasks  to  initiate  different  functions.  Peripherals 
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communicate back to the sources with events. The events are typically notifications of 
actions happening inside peripherals, for example, a peripheral’s task is done or a state 
has changed. Peripherals contain typically more than one event and each of them can be 
selectively forwarded to Nested Vectored Interrupt Controller (NVIC). All events from 
the same peripheral share a common Interrupt Request (IRQ) -signal in the NVIC. The 
IRQ-signal number matches the ID number of the peripheral. This means that only one 
signal  can  represent  multiple  event  sources.  If  the  actual  event  source  needs  to  be 
known, it has to be separately determined by reading the event register group of the 
associated peripheral.
As mentioned earlier, events can be configured to trigger new tasks directly without 
involvement of the CPU. This is done using either shortcuts or the PPI interface.
[2]
PPI and Shortcuts
A programmable peripheral interconnect (PPI) is a peripheral module, which connects 
events to tasks. By using the PPI, an arbitrary peripheral event can start a task in another 
peripheral without involvement from the CPU. This is accomplished by configuring an 
event  end point  (EEP) and up to  two task end point  (TEP)  registers  together.  This 
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connection is called a PPI channel.  The channels can be further grouped together to 
form larger  shared  connections  between  many  different  peripherals.  The  nRF52832 
implementation of PPI module has 20 configurable and 12 fixed PPI channels, which 
can be connected into six different groups.
To avoid any internal violations of setup or hold timings, the PPI module signals are 
synchronized to a 16MHz peripheral clock. This can cause up to one clock cycle delay 
to the signal. This delay can be avoided within a peripheral by enabling manufacturer 
predefined shortcuts (SHORTS) between an event and a task instead of using a PPI 
instance to connect them.
[2]
2.1.4 Radio and NFCT Peripherals
RADIO Peripheral
The nRF52832 has  a  built-in  radio  peripheral  (RADIO),  which  contains  a  2.4 GHz 
receiver  and transmitter.  The peripheral  also takes  care  of  24-bit  cyclic  redundancy 
checks (CRC) and data whitening tasks required by Bluetooth low energy bit stream 
processing.  Radio  packets  are  read and written  from the Data RAM memory using 
EasyDMA data transfer and packet assembly is done automatically. Furthermore, the 
radio includes a device address match unit and an interframe spacing (IFS) control unit 
that can be utilized to simplify address white listing and interframe spacing respectively.
The radio frontend hardware is a single ended 2.4 GHz radio interface with an on-chip 
balun circuit, which makes the interface directly suitable for differential antennas. The 
frontend circuitry consists of a transmitter,  a receiver and a received signal strength 
indicator (RSSI). The transmitter output power is adjustable from maximum of 4 dBm 
down to -20 dBm in roughly 4 dB steps. The receiver has a sensitivity around -93 dBm 
while the RSSI can be used to measure the received signal strength in ±2 dB accuracy 
and 1 dB resolution.
[2]
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NFCT Peripheral
The nRF52832 implements a near field communication tag (NFCT) peripheral. As the 
name implies, the device can be used only as a tag – meaning that it can’t be used as a 
reader or writer. The supported communication interface is based on Type A (NFC-A) 
specification defined by the NFC Forum. The implementation supports only a single bit 
data rate of 106 kbps.
The  hardware  implementation  of  NFC peripheral  features  an  amplitude  modulation 
(AM) receiver and a load modulator that are compatible with the NFC-A interface. A 
field detector and antenna voltage swing regulator are also implemented in a  frontend 
circuit. The field detector generates events when the external NFC-field is detected or 
lost and can also be used to wake-up the processor from the system off mode. The 
voltage swing regulator presents a dynamic load for the antenna, which actively changes 
in order to keep the antenna voltage swing in measurement range of the receiver and 
field detector.
The NFC-A bit frames are read directly from the data RAM memory using EasyDMA 
transfers. Before the frames are sent or received they are automatically prepared by a 
frame assembler or disassembler respectively. The start of frame, end of frame, parity 
and CRC bits of differently configured NFC-A frames are handled by the assembler. In 
addition,  the  NFCT  peripheral  has  support  for  an  automatic  collision  resolution 
function, which enables communication to the tag even when multiple other tags are in 
the reader’s range.
[2]
2.1.5 Analog and Digital IO Peripherals
GPIO and GPIOTE  Peripherals
The  general  purpose  input/output  (GPIO)  peripheral  has  up  to  32  pins,  which  are 
individually configurable and accessible.  Eight of the pins have analog measurement 
capabilitties, which will disable the GPIO functionality when enabled. Each GPIO pin 
consists of output and input buffers with direction,  drive strength and pull-up/-down 
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resistor configurations. All pins also have a shared sense mechanism, which can be used 
to detect pin high or low levels when activated. The detected signals are reported with a 
single  signal  (DETECT),  which  is  collected  from  all  pins  (that  have  the  sensing 
mechanism activated)  using an internal  OR-gate logic.  The combined signal  can be 
taken either from current input pin statuses or latched versions of them.
The GPIO channels can be connected to the task and event system with a dedicated 
GPIO  tasks  and  events  (GPIOTE)  peripheral.  The  GPIOTE  has  eight  individual 
channels, each of them can be connected to a single GPIO pin. In addition, a port event 
is also available for the previously mentioned DETECT-signal. The individual channels 
can be configured to operate either in an event or task mode, creating input and output 
actions within the pin respectively. Each channel has task registers for setting, clearing 
and toggling the pin output state when used in task mode. In event mode, the pin’s input 
state is monitored and events can be created from rising, falling or both edges. The port 
event can only operate in event mode and generate events when one or more of the 
detect sources is active. The port event can also be used to wake up the CPU from 
system off mode.
[2]
SAADC Peripheral
The  nRF52832  has  a  built  in  successive  approximation  analog-to-digital  converter 
(SAADC),  which  has  a  conversion  resolution  up  to  12-bits.  Although the  effective 
number of bits (ENOB) is around 9-bits. The converter has a differential input, which is 
connected through a programmable gain block and multiplexer circuits to the input pins 
with analog measurement capabilities. Measurements can be done either in differential 
or single-ended mode using one of two reference voltage sources: internal  reference 
(0.6V) or supply voltage (VDD/4). The nRF52832 has eight fixed analog input pins, 
which  can  be  used  for  up  to  eight  single-ended  or  four  differential  measurement 
channels. The conversion results are saved in 16-bit  2’s complement values into the 
Data RAM using EasyDMA transfers.
A sampling event of the ADC is triggered through a task interface or using a dedicated 
local timer. This allows one shot as well as sequential conversion modes. Maximum 
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sampling speed for a single channel is 200 ksps. If more than one channel is configured 
the ADC changes into a scan mode and measures each of the channels sequentially. 
This  lowers  the  maximum  obtainable  sampling  speed  but  enables  measurement  of 
multiple  inputs.  Each  channel  has  its  own  configuration  registers  for  selecting  the 
connected pins as well as measurement parameters and operation modes. Additionally, 
an automatic high and low limit checking function is available for each channel. The 
function can generate events when measurement results are outside of the configurable 
limits.
[2]
COMP and LPCOMP Peripherals
Any of the analog input pins can be connected to a COMP peripheral, which supports 
analog comparator measurements between two signals. Both the differntial mode with 
two external signal sources and the single-ended mode with an internal reference signal 
are  supported.  The  single-ended  mode  supports  the  hysteresis  setting  with  64-level 
reference  ladder  using an  internal  bandgap reference  or  the  VDD as  the  source.  In 
differential mode an optional 50mV hysteresis can be enabled. The peripheral can be set 
to operate in three different respond speeds. With slower response speeds less current is 
required by the comparator. The COMP peripheral also has a current source, which is 
intended to be used for implementing capacitive sensors. However, due to inaccuracies 
of the current source the feature is not usable [3].
If the power consumption of the COMP peripheral is too high, a low power comparator 
peripheral  LPCOMP  could  be  used  instead.  It  features  four  times  lower  power 
consumption, but also has three times slower response to an event than the lowest power 
mode of the COMP peripheral. Other restrictions are: Less reference source options, 
only one power mode and no current sources. The reference is selectable between two 
external  analog reference  inputs  or a  15-level  supply voltage  ladder  divider.  Unlike 
COMP, the LPCOMP peripheral can wake up the processor from OFF mode.
[2]
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2.1.6 Timer Peripherals
The nRF52832 has two different type of general purpose timers for high accuracy and 
low  power.  The  low  power  timers  are  implemented  in  a  real-time  counter  (RTC) 
peripheral  while  high  accuracy  timers  are  handled  by  timer/counter  (TIMER) 
peripherals. In addition to general purpose timers, the SoC has pulse width modulation 
(PWM) timers and a countdown watchdog (WDT) timer.
RTC
The nRF52832 has three instances of real-time counters (RTC0...RTC2). The counters 
are  independent,  but  they  share  a  common  clock  source.  Two  of  the  counters  are 
identical and have four capture/compare registers while the third has one register less.
The RTC uses the LFCLK clock source with a 12-bit pre-scaler to run a 24-bit counter.  
This  gives  an  adjustable  counter  resolution  from 30.517 µs  to  125 ms  with  counter 
overflow from 512 seconds to 582.542 hours respectively. Typically a RTC timer uses 
50 to 700 times less current than a TIMER peripheral.
The RTC is interfaced with the tasks and events system. The counter can be cleared, 
started  and stopped using tasks.  Execution  time of  the tasks  is  susceptible  to  jitter, 
because the counter operates in its own clock domain and hence is not synchronized 
with the HFCLK clock used by the processor. This also means that the timer can be 
running even when the processor and HFCLK are not. However, the peripheral can only 
be used to wakeup the processor in the system on mode.
A RTC implementation has three to four compare registers for generating events when 
the  counter  value  matches  with  the  register  value.   Additionally,  tick  and overflow 
events are provided. A tick event is created every time the counter value changes and 
the overflow function creates an event when counter value reaches its maximum value 
and resets back to zero. All events of the RTC peripheral can be selectively disabled 
and/or connected to an interrupt as needed.
[2]
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TIMER
The nRF52832 has five instances of timer/counter (TIMER) peripherals. Three of the 
peripherals have four capture/compare registers and the rest of them have six.
The TIMER peripheral supports two different operation modes: timer and counter. In 
counter mode a task (TASKS_COUNT) needs to be triggered to advance the counter 
value. Respectively, in timer mode the 16 MHz HFCLK peripheral clock source is used 
with a four-bit prescaler (nine values implemented) to advance the counter. This gives 
the timer mode an adjustable counter resolution from 62.5 ns to 32 µs. The TIMER’s 
counter width is selectable from 8-, 16-, 24- and 32-bits, which allows more flexibility 
for setting overflow cycle times.
The TIMER is interfaced using the tasks and events system. The counter can be started, 
stopped and cleared using tasks. Also the counter value can be captured to a specific 
register by triggering a corresponding task. The manufacturer has specified shortcuts 
between compare events and counter tasks. The shortcuts include tasks for clearing and 
stopping the counter.
A TIMER implementation has four to six capture/compare registers. The registers can 
be  either  used  to  capture  the  current  counter  value  or  to  create  an  event  when the 
counter value matches the value in them.
[2]
PWM
The nRF52832 has three instances of pulse width modulation (PWM) peripherals. Each 
independent  and  identical  with  four  output  channels.  Unlike  with  other  timers,  the 
PWM channels are directly  connectable to the desired GPIO pins. When started the 
PWM peripheral overrides the configured pin’s output state.
The  peripheral  can  playback  sequences  of  duty  cycles  automatically  without 
intervention from the processor. This is accomplished by using the Easy DMA and a 
decoder to fetch sequential  duty cycle values stored in the Data RAM memory. The 
decoder takes the sequence of values and loads them into compare registers of each 
channel.  How  and  when  the  values  are  distributed  to  the  individual  channels  is 
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configurable  through  decoder  registers.  Each  PWM  peripheral  has  two  separate 
sequences that can be played one after another. This facilitates uninterrupted playback 
of changing data streams.
The waveforms are formed in a wave counter module, which includes a 15-bit counter 
with four compare channels – one for each output channel. Timing of the counter is 
taken from the 16 MHz peripheral clock through a 3-bit prescaler. This makes the PWM 
clock adjustable from 125 kHz to 16 MHz. The counter supports counting in up or up-
and-down mode, where the PWM signal is modulated using a sawtooth or triangle wave 
respectively. The triangle wave modulation produces center aligned PWM signals while 
in the other mode the signals will be edge aligned. All of the four channels will share 
the same modulation frequency, which is set  by the PWM clock and a configurable 
counter end value (COUNTERTOP).
[2]
Watchdog timer
A  countdown  watchdog  timer  (WDT)  peripheral  can  be  used  to  protect  against 
application lock-ups. When the peripheral is running, the application has to serve reload 
requests to avoid a watchdog reset from being triggered. A time out interval between the 
requests is set by value saved in a counter reload value (CRV) register.
The WDT features a 32-bit counter, which is set to the CRV register value every time a 
reload request is served or the timer is first started. The counter counts down from this 
value using the LFCLK clock source. The time out interval can be set between 458 µs to 
36h. Serving a reload request means that the application has to write a special value 
(0x6E524635) to all  enabled reload request registers. The peripheral has up to eight 
reload registers  that  can be enabled.  The watchdog reset  is  triggered  if  the  counter 
reaches zero before the requests are served.
[2]
2.1.7 Bus Interfaces
The nRF52832 implements following bus interfaces: a universal asynchronous receiver/
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transmitter (UART), inter-IC sound interface (I2S), a pulse density modulation interface 
(PDM), three serial peripheral interfaces (SPI) and two two-wire interfaces (TWI). 
All of the bus peripherals can be freely assigned to any pins on the entire GPIO port.  
This  makes  layout  routing  for  buses  very  flexible.  All  pins  have  identical  driver 
circuitry, which can be adjusted to fit the needs of all before mentioned buses. However, 
only one peripheral channel should be connected to a pin at a time.
For  backwards  compatibility,  the  SPI,  TWI and UART peripherals  have deprecated 
devices built into the same register space. These devices don’t use EasyDMA transfer 
for implementing buffers and are not recommended to be used for new designs. Hence 
only newer versions of the peripherals are being discussed in this chapter. All devices in 
this chapter use EasyDMA transfer for buffering their transmitters and/or receivers.
Both TWI peripherals share resources with two of the SPI peripherals, which means that 
only two of the instances can be used at the same time. 
[2]
SPI
The nRF52832 has three instances of serial peripheral interface (SPI) peripherals. Each 
of  them  identical  in  their  features  supporting  transfer  speeds  from  125 kbps  up  to 
8 Mbps.  The peripheral  can be used either  as a  bus master  (SPIM) or slave (SPIS) 
device.
Only  eight  bit  packet  framing  is  supported  with  all  four  clock  polarity  and  phase 
combinations. The clock generation is handled by the module supporting seven different 
frequencies in the master mode. A chip select signal is directly supported by the driver 
only in the slave mode. In master mode application a library has to take care of selecting 
correct slave devices using a chip select signal implemented with GPIO or some other 
means.
The  peripheral  uses  the  EasyDMA  for  accessing  buffers  stored  in  the  Data  RAM 
memory.  Separate  DMA channels  for  receive  and transmit  buffers  are  implemented 
allowing independent and simultaneous access to both. In slave mode it is unknown 
when  the  bus  master  will  access  the  device,  thus  an  access  token  system  called 
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semaphore  is  implemented  to  guarantee  a  safe  access  to  the  buffers.  Acquiring  the 
semaphore grants the device (CPU or EasyDMA master) to access the buffers. Any host 
transactions  are  discarded  and  a  default  character  (DEF)  is  clocked  out  when  the 
semaphore is reserved by the CPU.
[2]
UART
The  nRF52832  has  a  single  universal  asynchronous  receiver/transmitter  (UART) 
peripheral supporting operation up to 1 Mbps baudrate. The communication interface 
supports full-duplex operation with automatic hardware based flow control as well as 
parity bit generation and checking.
The hardware flow control uses clear to send (CTS) and request to send (RTS) signals 
to stop transmitting and receiving packets respectively. When flow control is enabled, 
asserting the CTS signal will automatically halt the transmitter from sending the next 
data packet while RTS will be asserted if the receiver is stopped or the internal first-in-
first-out  (FIFO)  buffer  is  running  out  of  space.  The  receiver  and  transmitter  are 
independently controlled through the events and tasks system.
[2]
TWI
The  nRF52832  has  two  instances  of  I2C  compatible  two-wire  interface  (TWI) 
peripherals.  The peripheral  can  operate  as  a  half-duplex  master  or  slave  supporting 
speeds  of  100 kbps  (standard-mode),  250 kbps  and  400 kbps  (fast-mode).  However, 
fast-mode  plus  (1 Mbps)  or  high-speed  modes  (3.4 Mbps)  are  not  supported.  The 
peripheral  implementation  supports  only  7-bit  slave  addresses.  Multi-master  bus 
operation  is  not  supported,  because  synchronization  or  arbitration  features  are  not 
implemented.
The slave mode supports clock stretching, which is controlled automatically by the task 
system of the peripheral. This allows the application to prepare the data before it is sent 
back to the host. In master mode, suspending the transactions using tasks is supported. 
When suspended the clock is  stretched by the master  as long as the resume task is 
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triggered.  This  is  useful  for  synchronizing  the  bus  with  the  application  or  creating 
complex restart routines. 
The peripheral is capable of listening up to two slave addresses. Both addresses can be 
individually enabled and accesses to each distinguished from one another.
[2], [4]
I2S
The nRF52832 implements an inter-IC sound (I2S) interface typically used for audio 
streaming.  The implementation  supports  simultaneous  bi-directional  streaming while 
operating either in master or slave mode. The device has a versatile clock generation 
system,  which  allows  various  sample  rates  to  be  used  with  three  different  sample 
widths: 8-, 16- and 24-bits. The sample width is also the number of bits transmitted 
during a half-frame if operating in master mode. A serial clock (SCK) and left-right 
clock (LRCK) can be generated by the peripheral using a master clock (MCK) produced 
from  the  32 MHz  peripheral  clock  and  selectable  divider.  The  MCK  can  also  be 
outputted if needed for an external bus master that can’t create it by itself.
The peripheral reads and writes directly to the Data RAM memory using EasyDMA 
transfer. The implementation has separate buffers and DMA channels for receiving and 
transmitting.  The  buffers  are  accessed  with  pointer  registers,  which  themselves  are 
double buffered internally to allow uninterrupted data transfer.
The peripheral can operate either in a I2S or aligned (or justified) framing mode. In the 
aligned mode received data can be either left or right aligned. Also selecting between 
mono and stereo data modes is supported. In mono mode either the left or right channel 
can be selected as the source.
[2], [5]
PDM
The nRF52832 implements a pulse density modulation (PDM) interface typically used 
with external audio frontends such as digital microphones. The implementation features 
two converters and decimation filters  that transfer a 1-bit  PDM audio data to 16-bit 
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pulse-code modulation (PCM) format. The peripheral can generate a 1 MHz PDM clock 
signal, which results in 16 kHz output sample rate.
The PDM audio  data  is  a  stream of  bits  where  the  density  of  pulses  indicates  the 
amplitude  of  the  audio  signal.  Furthermore,  both  left  and  right  audio  channels  are 
interleaved into the same data stream by aligning them with falling and rising edge of 
the clock signal respectively. A sampling circuit is used to separate the channels and 
feed them into separate converters where they are converted into 16-bit  PCM audio 
packets. Further on, hardware decimation filters are used for each channel to remove 
noise and adjust the gain of the packets. The packets are stored directly to the Data 
RAM memory using EasyDMA transfer.
[2]
2.1.8 Debug and Trace
The debug interface of nRF52832 is implemented in a device called debug access port 
(DAP). The DAP connects access ports (APs) and debug ports (DPs) together. The APs 
are used for accessing on-chip system resources while the DPs implement interfaces 
used for external debugger connections.
The nRF52832 implements  a  standard ARM® CoreSight™ Serial  Wire  Debug Port 
(SW-DP), which uses a two-wire serial  wire debug (SWD) protocol. The SW-DP is 
connected to two internal access ports: an AHB-AP and a CTRL-AP. The AHB access 
port  (AHB-AP) connects  the debugger  to  the AHB multilayer  bus  and hence to  all 
resources of the SoC. If needed, the debugger access to the AHB bus can be blocked 
using  an  APPROTECT  register  stored  in  non-volatile  memory.   Once  enabled  the 
protection can only be disabled erasing all memory from the device. This can be done 
by using the control access port (CTRL-AP). The CTRL-AP can also be used to soft 
reset the device.
Aside from the DAP functionality the nRF52832 also implements a trace port interface 
unit (TPIU), which can be used for creating instrumentation trace macrocell (ITM) or 
embedded trace macrocell (ETM) traces. The TPIU supports both type of traces when a 
4-bit parallel interface used.  Alternatively, when a serial wire output (SWO) protocol is 
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used, only ITM traces are supported.
[2]
2.1.9 Packaging Options
The nRF52832 has two different packaging options available  at the time of writing: 
QFN 48 and WLCSP. The quad-flat no-leads (QFN) package has an outer dimension of 
6 x 6 x 0.85 mm. It has 48 pins with a ground tied 4.6 x 4.6 mm cooling tap underneath. 
All memory variants are available in this package format. The wafer level chip scale 
package (WLCSP) is 3 x 3.2 x 0.38 mm in outer diameter and has 51 pins arranged in a 
ball  grid  array  underneath  the  part.  With  the  WLCSP  package  the  radio  receiver 
sensitivity is reduced by 2 dB in LDO and 4 dB in DCDC mode. [3], [2]
2.2 Software Support
Nordic Semiconductor provides protocol stacks for Bluetooth low energy (BLE) and 
ANT™ applications. The protocol stacks are implemented in SoftDevices, which are 
pre-compiled and linked binary images. The binary images are flashed alongside to the 
application. The SoftDevice reserve and share some of the hardware resources and run 
sequentially  with  the  application  code.  At  time  of  writing,  Nordic  Semiconductor 
provides five different SoftDevices: S112, S132, S140, S212 and S332. The S112, S132 
and S140 are SoftDevices with BLE software stacks. The S212 SoftDevice is an ANT™ 
protocol stack solution and S332 combines both ANT™ and BLE protocol stacks into a 
single device.
To help with the software development a software development kit (SDK) is provided 
by  the  manufacturer.  The  SDK  is  a  single  zip-package  containing  a  documented 
toolchain, a header and (in some cases) source files for libraries, drivers, SoftDevices, 
and  proprietary  radio  protocols.  Also  a  separate  command  line  tools  package  is 
available from the manufacturer.
S132 SoftDevice: Bluetooth Low Energy
The S132 (v4.0.2) is a SoftDevice that incorporates a Bluetooth 4.2 low energy single-
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mode  protocol  stack.  However,  in  the  latest  major  update  the  S132  was  added  a 
compliance  for  the  Bluetooth  5.0  low energy single-mode  protocol.  At  the  time  of 
writing, the update is in alpha state (v5.0.0-3.alpha) and when finally released it should 
have support for higher data rate (2 Mbps), increased broadcast capability and improved 
channel co-existence algorithm. [6]
 
The software architecture of a nRF52 series device implementing an application with 
SoftDevice is shown in Figure 3. It includes the standard ARM® CMSIS interface for 
hardware, a master boot record, a protocol and application code, application specific 
peripheral drivers, and a SoftDevice.
A  SoftDevice  is  connected  to  an  application  software  with  protocol  application 
programming  interfaces  (APIs)  written  in  C programming language.  The APIs  uses 
SuperVisor Calls (SVC) defined in a set of header files to locate correct functions called 
by the application. This allows the application to be compiled without any API function 
address information at compile time. The SoftDevice uses software triggered interrupts 
to  signal  events  to  the  application.  The  application  is  responsible  for  invoking  the 
relevant SoftDevice functions from the API to respond and obtain the event data. Each 
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function returns a 32-bit error code informing the application if the function call was 
successful or not.
A  Master  Boot  Record  (MBR)  is  always  provided  in  the  same  hex-file  as  the 
SoftDevice, but it is a separate software component that resides in the same program 
memory location as the system vector tables of the processor. The main function of the 
MBR is to provide an interface to allow in-system updates of the SoftDevice and an 
optional bootloader firmware. A device firmware upgrade (DFU) bootloader can allow 
the SoftDevice to be updated e.g. over-the-air. Also all exceptions (interrupts) are first 
being  processed  by  the  MBR  before  forwarded  to  the  appropriate  handlers  in  the 
SoftDevice and further in application.
The  ARM® Cortex  Microcontroller  Software  Interface  Standard  (CMSIS)  is  a 
framework for Cortex-M processors. It is aimed to improve software portability  and 
reusability  across  different  Cortex  microcontrollers  and  toolchains.  The  CMSIS 
framework can be used with the SoftDevice, but some functions (e.g. CMSIS NVIC) 
need to be used through wrapper functions provided by the SoftDevice API.
The  BLE  stack  of  the  S132  supports  up  to  twenty  connections  as  centrals  and 
peripherals, an Advertiser or Broadcaster, and an Observer or Scanner simultaneously. 
The  number  of  supported  connections  is  related  to  the  RAM size  reserved  for  the 
SoftDevice. The S132 v4.0.2 with combined MBR and SoftDevice uses 124 kB of flash 
and a minimum of 4.94 kB of RAM memory. The RAM size increases depending on the 
selected configuration and number of supported connections. 
[7]
NRF5 SDK
Nordic  Semiconductor  provides a  software development  kit  (SDK) for helping with 
software development on the nRF52 series devices. The SDK provides examples for 
peripherals, libraries, drivers, SoftDevices, and proprietary radio protocols.
The SDK supports three different compilers with integrated development environments 
(IDEs): MDK-ARM Keil µVision (versions 4 and 5), GNU/GCC and IAR Embedded 
Workbench. 
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2.3 New devices in the NRF52-series
During writing the thesis, Nordic Semiconductor published two new SoC devices in to 
the nRF52-series. In Q4/2016 nRF52840 was made public. It has more memory and 
peripherals compared to earlier models in the series. Some of the main features added 
were  a  USB  device  controller,  CryptoCell  310  security  subsystem,  quad  serial 
peripheral interface (QSPI) and improved radio front-end. In Q2/2017 nRF52810 was 
released. It is essentially an cost/feature optimized version of the nRF52832 device with 
less  memory  and  fewer  peripherals.  The  nRF52810  also  has  variants  with  smaller 
packages and fewer pins.
2.3.1 Differences Between nRF52840 and nRF52832
The nRF52840 is not designed to be a replacement for the earlier models. It has the 
same ARM Cortex M4F processor as the nRF52832. However, few improvements and 
new features are added to the newer device. One major change is support for BLE LE 
Coded PHY connections introduced in Bluetooth 5 specification. In theory, it allows 
four  times  better  range  for  connected  devices  using  forward  error  correction  (FEC) 
algorithm. All major differences and improvements between the devices are discussed 
in this chapter. [8]
Additional Power Supply
To accommodate  powering straight  from a USB interface  a second embedded main 
voltage regulator was added to the nRF52840. The two regulators are configured in a 
cascade structure with the added regulator in front. This enables the SoC to be powered 
directly from a 5 V source (e.g. a USB power supply), because of the higher voltage 
capability of the new regulator. The second stage regulator is the same as in nRF52832 
devices.  Consequently the GPIO interface voltage is unchanged and doesn’t  support 
interfacing to higher voltages than the nRF52832.
Aside from main regulators the nRF52840 features a third externally supplied regulator, 
which is a dedicated linear regulator for the USB module. It is used by the module for 
detecting interface presence and providing power for the USB interface signals.
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[8]
Improved Radio Interface
The radio is improved in the nRF52840 device. The transmitter is capable of transmitting 
up to 9dBm levels. This is more than three times the power of the nRF52832 transmitter. 
Higher power levels are possible for BLE-devices after the introduction of Power Classes 
in Bluetooth Low Energy specification. [9]
The radio implementation of nRF52840 adds hardware support for two new physical 
radio interfaces: Bluetooth LE Coded PHY and IEEE 802.15.4.
The LE Coded PHY is referred in the documentation as long range Bluetooth interface. It 
uses forward error correction (FEC) algorithm to improve the received signal sensitivity 
and hence also improve the range.  In FEC one bit  of data  is  represented (coded) by 
multiple bits, while the on-air symbol data-rate is unchanged. This means that the actual 
bit data-rate goes down by the amount set by the FEC bit coding density. In Bluetooth 
LE Coded PHY supports two different coding densities: 1/2 and 1/8. Hence the longer 
range is accomplished by trading the data transfer speed for better sensitivity.
Support  for  the  IEEE 802.15.4  requires  a  different  modulation  scheme,  channel  and 
packet structure as well as security and medium access control (MAC) than the BLE 
connections. The most obvious difference is the on-air interface with different modula-
tion and channel frequencies. The 802.15.4 uses Offset Quadrature Phase-Shift Keying 
(O-QPSK) modulation with 16 channels spaced 5 MHz apart in the 2.45 GHz frequency 
band. The BLE instead uses Gaussian Frequency Shift Keying (GFSK) and 40 channels 
spaced 2 MHz apart starting from 2.402 GHz. The radio peripheral implements these and 
other necessary hardware changes to support the IEEE 802.15.4 PHY/MAC layer – any 
network layer on top of the 802.15.4 has to be implemented separately in software. For 
example running a Thread protocol (6LoWPAN) connection is possible with the new 
PHY. [10]
[8]
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Larger Memory
The nRF52840 contains 1MB of flash memory and 256kB of RAM. The bigger RAM 
memory is implemented with one additional AHB-slave compared to the nRF52832. 
The ninth slave contains a total  of six 32 kB memory sections (instead of two 4 kB 
sections). The implementation can make the access to this region slower, when multiple 
AHB  masters  (=Easy  DMA  instances)  are  trying  to  access  this  memory  region 
simultaneously. The flash memory is two times bigger with twice the number of flash 
pages compared to the largest memory footprint of nRF52832 devices.
The non-volatile memory of nRF52840 can be further extended using external memory 
interface based on QSPI bus.  The external  memory interface is  mapped to the code 
RAM section with more than 1 GB of addressable space.
The block protection (BPROT) module from the nRF52832 devices was replaced by an 
access control lists (ACL) peripheral. The ACL supports eight protection regions with 
configurable  permissions  instead  of  page  based  write/erase  only  protection  of  the 
BPROT. The ACL can be configured to protect a region against write, erase and/or read 
operations. However, the protection can be only applied for the internal flash memory.
[8]
USB Device Peripheral
A USB device controller (USBD) peripheral implements a full speed (12 Mbps) device. 
The device is compliant with the Universal Serial Bus Specification Revision 2.0 Full 
Speed part. It supports two control, two isochronous and 14 interrupt/bulk endpoints. 
Half of them for IN and the other half for OUT endpoints. The EasyDMA channels are 
used  for  creating  buffers  for  the  endpoints.  The  isochronous  endpoints  have  an 
additional 1kB buffer making them double buffered. All other endpoints have single 
buffers up to 64 bytes.
The USBD has dedicated pins for data (D+ and D-) and power (VBUS). The power pin 
is  used for detecting the assertion of the USB host  as well  as powering an internal 
regulator used by a data signal transceiver and a pull-up resistor. The pull-up resistor is 
connected to the D+ line and is software controllable – allowing it to control when the 
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device is enumerated. No functions for a charger connection detection are implemented 
into the peripheral.
[8]
New CryptoCell Peripheral
The nRF52840 implements  a  ARM® TrustZone® CryptoCell  310 (CRYPTOCELL) 
peripheral. The peripheral creates a subsystem for cryptographic and root of trust (RoT) 
services. The services are hardware accelerated and can be accessed through a library 
API. The peripheral makes executing cryptographic functions in the SoC faster, more 
power-efficient and also add more functionality compared to the software based open 
source Micro-ecc library alternative – that can also run on the nRF52832 SoC. [8]
QSPI Interface with XIP
A Quad Serial Peripheral Interface (QSPI) was added to the new device. The interface 
features word sized (4 bytes) data transfers between the internal  RAM memory and 
external flash device. The EasyDMA can be used for block read and write transfers. 
The external flash memory is mapped to the code RAM memory using execute in place 
(XIP) feature. After the peripheral is configured, the CPU can execute code directly 
from the external flash by accessing the XIP memory region. The code region in the 
flash  memory  is  set  by  an  offset  register  (XIPOFFSET)  allowing  the  flash  to  be 
separated  into  data  and  code  memory  regions.  The  code  execution  speed  from the 
external  memory  can  be  as  high  as  4  to  8 MHz for  32-bit  and  16-bit  instructions 
respectively. [8]
GPIO and Other Peripherals
The nRF52840 has two ports for GPIO pins: P0 and P1. The P0 port is similar to the 
nRF52832 series by having 32 GPIO pins with eight shared analog pins. The second P1 
port contains 16 additional pins for GPIO functions making a total of 48 GPIO pins.
In addition, the nRF52840 has one additional UARTE, PWM and SPI master peripheral 
compared  to  nRF52832.  The  fourth  SPI-peripheral  implementation  has  some  new 
advanced features. It supports up to four times the clock speed (32 mbps) and features a 
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hardware  controlled  chip-select  signal  with  sampling  delay  and  duration  control. 
Additionally it has an optional hardware “data or command” (D/CX) line control, which 
is commonly used in 4-wire 8-bit data serial interfaces of display drivers. [8]
Different Package
At  the  time  of  writing  only  the  variant  of  the  nRF52840  device  is  packaged  in  a 
AQFN73  7x7 mm  case.  The  advanced  QFN  (AQFN  or  aQFN)  is  a  trademark  of 
Advanced Semiconductor Engineering Inc (ASE Group). It is a lead frame package, 
which provides more exposed IO connections compared to traditional QFN package in 
the  same footprint.  It  is  also the  more  cost  effective  and temperature  stable  option 
compared to, for example, ball grid array (BGA) type packages, which are similar in pin 
density but different in internal structure. [11]
The nRF52840 package has 73 pins, which are aligned into two rows along the four 
edges.  In  the  middle  of  the  package  is  a  grounded  thermal  tab  to  help  with  heat 
dissipation. [8]
2.3.2 Differences Between nRF52810 and nRF52832
The nRF52810 is designed to be a baseline model for the nRF52 series. It uses the same 
ARM Cortex M4 processor as the other devices in the series, but it lacks the floating 
point extension. Additionally, the device has less peripherals and smaller memory. The 
major differences to the selected nRF52832 device are discussed in this chapter.
[12]
Less Memory, Fewer Peripherals and CPU without FPU
The nRF52810 has a total of 192 kB of Flash memory stored in 48 pages. Unlike other 
devices in the series, the NVMC controller does not have a cache implementation for 
instructions  fetches.  Also  the  RAM  memory  is  smaller  with  only  24 kB  of  RAM 
handled by three AHB slaves.
Unlike nRF52832, the nRF52810 has no I2S, NFC, Low power comparator or MWU 
peripherals. It also features less instances of bus and timer peripherals: Only 1x SPI 
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(instead of three), 1x TWI (instead of two), 1x PWM (instead of three), 3x 32-bit timer 
(instead  of  five),  2x  RTC  (instead  of  three)  and  4x  GPIOTE  (instead  of  eight). 
Additionally, the CPU implementation doesn’t have a floating-point unit (FPU) or trace 
interface (TPIU, ITM or ETM) modules. 
[12]
Different Packaging options
The  nRF52810  is  available  in  a  6 mm x 6 mm  48-pin  QFN-package,  which  is  pin 
compatible with the nRF52832 devices QFN-package. Additionally, it is also available 
in  lower  pin  count  packages:  32-pin  5 mm x 5 mm  QFN-package  and  33-pin 
2.48 mm x 2.48 mm WLCSP-package. The 32-pin QFN version has 16 GPIO pins (four 
of which are analog input pins) less than the 48-pin package. Respectively the 33-pin 
version has 18 GPIO pins less with five of them being analog inputs.
[12]
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3 CONTROL PLATFORM REQUIREMENTS
In this chapter the requirements for the control platform will be discussed. The platform 
should be able to use most of the capabilities of the Nordic Semiconductor nRF52832 
system on chip (SoC) and also provide a hardware platform for developing a real-time 
control system with Bluetooth low energy (BLE) connectivity.  The platform will be 
designed to a real control system application described in this chapter. However, the 
controller  part of the platform is kept as universally applicable for different kind of 
control systems as possible.
3.1 Example Control System
The example end-application for the platform is a heating system controller for a small 
scale wood chip boiler. A typical system consists of a fuel (wood chip) container, a fuel 
feeder (stoker), a combustion chamber and a heat exchanger. Under normal operation 
the combustion chamber is supplied with a blower generated air stream to accelerate the 
burning of  the  wood.  To sustain  the  flame new fuel  is  supplied  to  the  combustion 
chamber by a feeder. The produced heat gets transferred to a water based central heating 
system through a heat exchanger. A simplified system is illustrated in Figure 4.
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3.1.1 Description of Control
To control the example system the fuel feeder and air  supply need to be separately 
controlled. In a small scale system these actuators are typically motors operated from 
the mains network. To simplify the platform design it was assumed that both of them 
can be controlled  with single  phase  230V 50Hz ac-signals  with less  than  400W of 
apparent power. Without speed controlled motors the burning process is operated in on/
off control to regulate the heat production. The blower’s average on time is related to 
the amount of produced heat while the feeder makes sure that the fuel has sufficient 
burn time in the burning chamber before new fuel is supplied.
The heating is controlled in a closed loop system, which means that feedback signals are 
needed.  The  heat  exchanger  water  temperature  is  the  main  feedback  signal  for  the 
system and also the input value (set point) for the control loop. It sets the operation 
point for the burning interval. The interval needed for keeping the system at its set point 
depends on how much energy does the central heating system use and how much energy 
can the burned fuel produce. When heating need is low the interval can become so short 
that the ember in the burning chamber can no longer be sustained. This eventually leads 
to an unrecoverable stop condition of the process, unless the fuel can be re-ignited.
The  example  system  in  Figure  4 shows  all  components  that  are  needed  for 
implementing the control system. The temperature of the heat exchanger is monitored 
by a temperature sensor and regulated by on-time control of the combustion chamber 
blower motor.  The combustion  chamber  flame is  monitored  by another  temperature 
sensor,  which  controls  the  driving  interval  of  the  fuel  feeder  motor.  An  additional 
combustion chamber igniter is used for situations where the ember has been smothered.
3.1.2 User Interface Requirements
Because the example system is used for development purposes, the user interface (UI) 
as  well  as  the  control  logic  are  experimental.  The  control  logic  of  the  system  is 
simplified to some basic functions, which are determined to be essential for the operator 
of the system:
• The operator has to be able to start and stop the system at all times.
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• The water temperature of the heat exchanger has to be adjustable by the user.
• The set temperature as well as the current temperature have to be shown.
• The operation state of the system needs to be visible; showing the direction of 
temperature change and control status of the actuators.
Based on the basic user interface requirements a mock-up was drawn, which is shown in 
Figure  5.  It  consists  of  a  temperature  setting  potentiometer,  two  digit  temperature 
readout, on/off button and status indicators. The status indicators show output device 
states as well as the direction the temperature is being changed (up or down). In addition 
to  the  basic  functions  some  additional  UI  components  were  added  to  support  the 
development of a remote user interface and to indicate the power supply condition of 
the device.
To support remote control using the BLE interface of the SoC, an indicator for active 
remote connection was added to the UI as well as a manual (local) override button. The 
temperature  set  point  control  was  made  remotely  available  by  motorizing  the 
temperature setting potentiometer.
3.2 Development Platform Requirements
Firstly,  the  platform  (device)  should  have  a  logging  capability,  meaning  that  the 
application needs a real-time clock with calendar to be able to log events that are date 
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and time stamped. The control system developer can use these time stamps to record 
operations and events needed for further application diagnostics. To store this data when 
no external connection is available, a relatively large memory is needed. The memory 
needs  to  be  non-volatile  and  easily  accessible.  The time  keeping should  be  battery 
backed-up and kept operational even when no power source from the system is provided 
for the device.  Furthermore,  the platform needs to retain some of its functions even 
when  not  connected  to  the  mains  network.  Interface,  measurements  and  logging 
functionality should be sustained for several days. The Bluetooth functionality should 
be available as long as possible.
Secondly, the system needs to have a USB serial interface to enable easier development 
and debugging. The development interface is also needed if any kind of compliance 
testing is carried out in the future. Development will be done utilizing a PCA10040 
development kit from Nordic Semiconductor, which means that the platform should use 
a  debugging  interface  compatible  with  the  SEGGER J-Link  OB Debugger  and  the 
Debug out connector of the development kit.
Thirdly,  the  system  needs  to  have  three  mains  voltage  outputs,  which  are  to  be 
controlled by the processor. For safety, the outputs also have to have a turn-off override 
function that can turn them off independently from the controller. Typical loads for the 
outputs  are  small  single  phase  motors  (e.g.  blowers),  contactors,  resistive  heating 
elements and lamps. The load power levels are typically less than 0.5 kW.
Lastly, the platform needs to be expandable to broaden the end-application use cases. It 
should be possible to expand the functionality of the controller. For example, different 
kinds of sensors need to be made available without redesigning the whole controller. 
The  platform should  be  able  to  support  different  kinds  of  sensors  and/or  auxiliary 
equipment.  For instance,  one variant  could contain measurements  for thermocouples 
and  resistant  temperature  detectors  (RTDs)  while  another  variant  could  have 
transceivers for a fieldbus network. The variants should be interchangeable modules, 
which  can be recognized  by the controller.  The modules  don’t  have to  support  hot 
swapping,  but  they  need  to  be  self-defined  and  possibly  contain  their  own 
calibration/configuration data.
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3.3 Environment Requirements for Enclosure
The platform will be used to develop an application in real environment. Hence it needs 
to be protected against small dust particles present in the air. The physical UI, described 
in  chapter  3.1.2,  has  to  be  easily  accessible  and  visible  at  all  times.  Although,  an 
extended user interface can be provided with the Bluetooth LE connection.
Actuators, sensors or any other devices needed for the system should be connected to it 
with cables. For troubleshooting purposes, the cabling should be easily accessible and 
dis-connectable. Each cable leaving the case should also have strain relief and sealing 
for dust.
The  device  will  be  installed  in  a  heated  room where  the  ambient  temperature  can 
increase  significantly.  Hence,  the  internal  air  temperature  of  the  case  should  be 
monitored in order to detect overheating situations. No active cooling is planned for the 
platform.
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4 ARCHITECTURE AND BLOCK DIAGRAM
This chapter provides an outline for the device that was implemented in the thesis. The 
architecture was designed based on the requirements set in the previous chapter 3. The 
platform was made modular by separating the functionality into multiple boards.
In this chapter the architecture of each board is discussed as well as the interfaces that 
connect  them  together  and  to  the  external  system,  namely  the  power  supply  and 
communication bus architectures.
4.1 Modular Board Design
The  hardware  platform  is  divided  into  four different  circuit  boards  based  on  their 
functionality. This design decision keeps the platform modular and easy to adapt for 
different applications. The functions and each board are shown in Figure 6. The boards 
arrangement  consists  of  one  main  controller  board  (Logic  board),  two  application 
specific auxiliary boards and a board for battery. The auxiliary boards can be divided 
into inputs and outputs called Extension- and Power Board respectively. In this thesis 
both of the auxiliary boards are designed specifically  for the heating control system 
application described in chapter 3.1. The battery board was not designed in this thesis.
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4.1.1 Logic Board
The Logic board is the main circuit board of the platform. It can operate independently 
and is used to control the other boards. The Logic board builds around the nRF52832 
SoC and all auxiliary devices are controlled by it – as illustrated in  Figure 7. In the 
figure  everything  outside  the  circuit  board outline  is  connected  through connectors. 
Lines inside the outline represent an actual signal or signals (drawn in thicker lines). 
The nRF52832 SoC is illustrated in the picture in a gray box with internal peripherals  
drawn inside it. Each internal SoC peripheral is designed to be used with the connected 
board signals.
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4.1.2 Power Board
The Power board is application specific and it extends the functionality of the Logic 
board. It provides power to the rest of the boards and contains outputs to the system. 
The board designed in this thesis is powered from electrical mains network, because it 
also needs to control mains operated actuators. For safety the mains network part of the 
board is galvanically isolated from the rest of the board and platform.
Output switches of the Power board are duplicated to increase functional safety of the 
control system. The switches are used for different functions. One of the switches  is 
used for load switching (CTRL) and the other one is used for enabling the output (EN). 
All of the signals are controlled by the Logic board, but EN-signals can be disabled by 
other circuits. Both the EN- and CTRL-signal have to be active for the output to be on.
The on/off-switch of the whole system is located on the Power board and it has direct 
control over two of the three outputs by controlling a shared enable signal as shown in 
Figure 8. This means that the on/off switch can override processor control for these 
outputs. The third output is not directly controlled by the on/off-switch, which enables it 
to be used for power-off routines in the system. It could be used for example for a 
blower’s delayed turn-off, which would more effectively evacuate any burning gases 
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when turning off the control system. A status signal from the on/off switch is forwarded 
to the Logic board.
As an additional safety feature, all outputs can be turned-off independently from the 
controller. An emergency stop (E-stop) circuit shown in Figure 8 is used for this feature. 
When the E-stop circuit is engaged, all of the output enable signals are disconnected and 
they can no longer be turned on by the Logic board. This event is indicated to the Logic 
board by a dedicated status signal. The emergency stop circuit is implemented in the 
low voltage  side  of  the  circuit,  which  makes  implementing  E-stop  switches  for  an 
application  easier  because no high voltage safety precautions  have to  be considered 
when wiring external switches for the E-stop inputs.
To make development easier and safer, some of the functionalities are kept operational 
without the need for an electrical network connection. This is done by powering most of 
the logic operations from a 5V_PWR supply as shown in Figure 8. The supply can be 
back-fed from the Logic board,  which means that parts  of the board are operational 
without the isolated mains power supply. This helps with the development, because any 
safety precautions working with mains voltage can be avoided. Furthermore all control 
signals have LED indicators to give visual feedback from the state of the outputs.
All signals directed to the Logic board are inverted and use open-collector signaling. 
This architecture decision has a couple of benefits in terms of safety and flexibility for 
future Power board replacements. Because the Power board is also supplying power to 
the Logic board, a fault situation where ground connection between the boards goes 
high  impedance  could  cause  outputs  to  turn-on if  they  would  be  using  active  high 
signaling. Using  open  collector  active-low  signaling,  such  fault  situations  are  not 
possible. The open collector signaling also supports signal voltage level shifting, which 
means that  future boards can use higher  supply voltage without  any changes  to  the 
interface between the boards.
4.1.3 Extension Board
To make the development platform compatible for different kind of sensors a separate 
Extension board was needed. Functions for these boards can be designed depending on 
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the end-application of the platform. 
Requirements for identifying different kinds of Extension boards were fulfilled using a 
re-writable  non-volatile  EEPROM-memory.  The memory can be used to save board 
specific identification, calibration and configuration data. This data can be used by the 
application  to  detect  and  configure  the  connected  sensors  or  other  peripherals.  To 
protect the data from being overwritten by the application, a write-enable feature was 
also implemented.
To  provide  sufficient  support  for  different  kinds  of  boards  with  various  functions, 
multiple  different  communication  buses  and signals  were  added  to  the  interconnect 
between the logic and Extension boards.
Temperature Measurement Extension Board
The Extension board, that was designed in this thesis, has an analog-to-digital converter 
(ADC) to support measurement of resistance temperature detectors (RTD), thermistors 
and  thermocouples.  The  block  diagram  of  the  board  is  shown  in  Figure  9.  Two 
temperature sensors are supported using a pair of measurement channels with separate 
analog front-ends. Each analog front-end can be configured separately to interface with 
a different type of sensor. The difference between the configurations is the component 
assembly,  sensor  connections  and  usage  of  the  ADC’s  internal  features.  The 
configuration information of each channel can be saved in an EEPROM-memory and 
accessed by the Logic board controller using a I2C communication bus.
The Extension board has a dedicated analog signal plane to separate it from noisy digital 
signals as shown in Figure 9. The plane is connected to the rest of the system through a 
filter,  which is  used to  suppress high frequency noises.  The filter  suppresses noises 
going  to  or  coming  from  the  connected  temperature  sensor  cables.  A  local  linear 
regulator is used to create a fixed analog reference voltage (VADC) for the ADC as well 
as the analog front-ends and connected temperature sensors.
A serial interface, named as UART in Figure 9, is also implemented. Nevertheless, the 
interface is not needed for the temperature measurement Extension board and neither is 
the 5V_PWR supply voltage. These additional signals are reserved for possible future 
Extension board needs.  They could be utilized for example to implement  a fieldbus 
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interface or additional voltage supply source for the platform.
4.1.4 Li-ion Battery Board (Not Designed)
A single cell li-ion battery charger was designed into the Logic board to enable battery 
powered operation of the platform. However, the charger implementation lacks some 
essential li-ion cell safety and advanced capacity tracking features. These features were 
decided to be located on a separate board with the actual cells. Nevertheless the board 
was not designed in this thesis, but support for such a board was considered.
Li-ion Battery Board with Protection
A minimum additional protection circuitry for a single li-ion battery cell is shown in 
Figure 10. A “protection IC” is used to protect the cell from over and under voltage 
situations – some can protect from over current events as well. When a fault situation 
occurs the IC disconnects the cell using a series connected switch. A temperature sensor 
is needed by the charger (on the Logic board) to disable or limit charging current when 
the cell temperature is out of safe limits.
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With simple li-ion battery boards, similar to Figure 10, there is no sensing for remaining 
battery capacity. The Logic board has to estimate the remaining capacity by measuring 
the battery’s terminal voltage. This can be done by measuring the voltage level of a 
dedicated  a  “BATT_SENSE_M”  signal.  The  signal  can  be  disconnected  from  the 
battery  by  an  additional  switch  in  order  to  minimize  leakage  currents.  This  crude 
voltage based estimation of remaining capacity is accurate enough for determining if the 
battery is full,  discharged or empty. In order to implement a more advanced battery 
capacity sensing, an optional I2C bus is also routed to the connector.
Li-ion Battery Board with Protection and Fuel Gauge
A more  advanced  li-ion  battery  board  could  be  connected  to  the  charger  interface 
through minor changes. The battery connection interface was designed to accept boards 
with I2C bus based fuel gauge circuits. A fuel gauge is an IC that monitors the state of 
charge (SOC) of a cell by constantly tracking cell voltage and/or current. Often it also 
incorporates a cell temperature measurement function.
Using a fuel gauge requires some changes to the interface illustrated in Figure 10. The 
separate  BATT_SENSE_M  measurement  signal  is  no  longer  necessary,  because 
accurate SOC information can be read directly from the fuel gauge using the I2C bus. 
Thus  the  signal  can  be  re-purposed  for  measuring  the  charger’s  supply  voltage 
(5V_PWR_M).  This  change  leaves  also  the  BATT_IO-signal  redundant.  If  the  fuel 
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gauge  incorporates  a  temperature  sensor,  the  charger  temperature  sensing  signal 
BATT_TS can  be  optionally  repurposed.  Assuming that  the  processor  is  constantly 
monitoring the battery temperature and stopping charging if the battery temperature is 
not in an acceptable range. Re-routing the BATT_IO and BATT_TS signals together 
enables an additional signal between the controller and fuel gauge. This can be used for 
example  to  implement  an additional  alarm signal  from the fuel  gauge.  An example 
interface for this kind of li-ion battery board is illustrated in Figure 11.
 
4.2 Power Supply Architecture
The development platform is powered from three sources: Mains voltage, USB-port or 
Li-ion  battery  supply.  Each of  the sources  supplies  parts  of  the system.  The whole 
platform is operational  only when mains network is present. Each peripheral  can be 
represented as a sub-block, which describes the function and denotes the needed supply 
voltages for it. Connections between the sub-blocks and voltage sources are illustrated 
in Figure 12.
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The USB power supply is only enabled when the source can provide at least 500mA of 
current. Thus it can be used for charging the li-ion battery and powering the rest of the 
system. The battery charger changes between 5V_PWR (USB power or isolated mains 
power) and li-ion battery source in order to provide a constant supply for the sub-blocks 
connected to the system voltage (VSYS). Devices, which need to be operational without 
the mains power supply, are connected to the VSYS power rail.
The  VSYS  power  rail  is  not  regulated  and  hence  the  voltage  can  change  quite 
significantly based on the operational state of the charger and battery voltage (as further 
discussed in chapter 5.4.3). When battery operated, the VSYS voltage can drop so low 
that further load could cause damage to the battery's cells. To prevent this, an additional 
undervoltage-lockout (UVLO) circuit is used to turn-off subsequent regulators and to 
minimize the current draw from the depleted battery.
Devices that need a regulated supply are powered from the 3.3V rail (see Figure 12). An 
exception to this is the temperature measurement Extension board, which has its own 
local regulator for analog measurement circuitry. All communication interfaces as well 
as the potentiometer,  real-time clock and nRF52832 SoC are powered by the 3.3 V 
regulator. The 3.3 V rail is the only external supply voltage for the nRF52832. Voltage 
rails needed by the SoC are created in internal regulators, which produce two internal 
power rails: 0.8 V for digital logic and 1.3 V for analog peripherals such as the radio. 
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All buses and IO interfaces of the SoC use the 3.3 V supply voltage.
4.3 Bus Architecture
The  development  platform  uses  five  different  buses:  two  separate  SPI  buses,  one 
UART-, I2C- and SWD bus. All of these connections are illustrated in  Figure 13 as 
continuous lines. 
 
A  Serial  Wire  Debug  (SWD)  bus  is  used  for  debugging  and  programming  of  the 
nRF52832. It provides a debug access port (DAP) for external debuggers. The platform 
also has support for an optional serial wire output (SWO) port, which can be used for 
example sending debug messages or event notifications to a debugger.
A serial  interface bus with hardware flow control was implemented to the platform. 
Only the serial  bus peripheral (UART) of the nRF52832 SoC is shared between the 
USB- and Extension board serial interfaces. A multiplexer (“Serial MUX”) circuit is 
used to switch between them, because only one interface can be active at a time. The 
MUX  is  switched  to  the  USB  serial  interface,  when  USB  power  is  detected  and 
indicated by the “UART_SEL” signal (shown in Figure 13). The signal controls directly 
the MUX connection selection, but can be read and overridden by the nRF52832 SoC at 
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will.  The  UART  flow  control  signals  (RTS  and  CTS)  can  be  utilized  to  halt 
communication when switching between the interfaces.
The nRF52832 SoC doesn’t have a Secure Digital (SD) bus interface. Thus a Secure 
Digital Memory Card (SDC) is interfaced in a SPI mode. One of the SoC’s SPI bus 
peripherals is exclusively used for it while another one is reserved for the Extension 
board connection (see Figure 13). The use case for the second SPI bus depends on the 
connected Extension board. For example, the temperature measurement board designed 
in  this  thesis  uses  the  bus  for  an  external  analog-to-digital  converter  (ADC).  The 
Extension board SPI interface is complimented with an additional “INT”-signal, which 
can be used for example to indicate interrupt events or to chip select another SPI slave 
in the connected Extension board. The use case of the buses is saved in an external 
memory located on the Extension board. The memory is accessible through a separate 
I2C bus.
An I2C bus is used to connect the whole platform together by routing it to all boards. 
The nRF52832 SoC operates as the master of this bus. On the Logic board the I2C bus is 
used for interfacing a LED driver,  I/O expander and real-time clock (RTC). On the 
Extension board, the bus is used for interfacing an EEPROM memory, but it can be 
used for other devices also. As described in chapter  4.1.3, the EEPROM memory is 
used for detecting/configuring the connected board and saving configuration data.  The 
I2C bus is also routed to the Power Board and Li-ion Battery Board.
5 CIRCUIT DESIGN AND IMPLEMENTATION
In this chapter the circuit design decisions for each of the sub-blocks are discussed.
5.1 NRF52832 SoC
The nRF52832 SoC is the central device, because it is used to control all features of the 
platform.  In  this  chapter  the  core  functions  of  the  nRF52832  chip  circuit  and 
implementation are discussed. First  the clock, power and peripherals  subsystems are 
explained. Including their implementation and usage in the platform. Secondly buses 
and GPIO pins as well as SAADC inputs are discussed.
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5.1.1 Clocks
The  nRF52832  has  two  clock  controllers:  a  high  frequency  (HFCLK)  and  low 
frequency  (LFCLK)  controller.  Both  of  them  are  controlled  by  a  clock  control 
(CLOCK) peripheral. 
As  discussed  in  chapter  2.1.2,  the  CPU  runs  with  a  64 MHz clock,  which  can  be 
generated either internally by HFINT or externally by HFXO. The same sources are also 
used for the three peripheral clocks. For a Bluetooth BLE application, the 64 MHz clock 
has to be within a tolerance of  ±40 ppm. The internal HFINT clock source is highly 
temperature sensitive and the frequency can be off by ±6 %. Hence, an external HFXO 
clock  source  that  meets  the  tolerance  specification  is  required  when  the  BLE 
SoftDevices  are  used.  The  HFXO  interface  supports  32 MHz  crystals  that  can  be 
operated under a 100 µW drive level. For good temperature stability AT-cut crystals are 
recommended. To save power, the HFXO can be started and stopped when needed by 
the application. When the HFXO clock source is inactive the clocks are generated from 
the HFINT source. [2]
The low frequency clock can operate from three different sources: an internal LFRC, a 
synthesized LFSYNTH or an external source. The external source can be either a crystal 
or an externally  generated clock signal.  The latter  can be either  a low swing signal 
ranging from 200 to 1000 mV amplitude or a full swing signal. The signals have to be 
within the VDD supply voltage limits. The crystal can be driven by a LFXO driver with 
drive level up to 1 µW. Using a BLE S132 SoftDevice requires the LFCLK to have 
tolerance  less  than  ±250 ppm  [2].  Respectively,  the  ANT  S212  SoftDevice  would 
require ±50 ppm tolerance from the clock.
Implementation of HFCLK and LFCLK
The high frequency clock (HFCLK) controller has two dedicated pins, XC1 and XC2, 
which connect to a built-in high frequency crystal oscillator (HFXO) driver circuit. The 
pins don’t accept external clock sources, which means the only option is to use a crystal 
that  fulfills  the  ±40 ppm  requirement  for  the  64 MHz  clock.  This  means  that  the 
maximum tolerance of the 32 MHz crystal should be less than ±20 ppm.
The HFXO driver can supply power up to 100 µW. The crystals load capacitance should 
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be less than 12 pF and the shunt capacitance less than 7 pF. An external drive current 
limit resistor (in series with XC1 pin) is not necessary as long as the used crystal can 
handle  the  maximum  power  level  of  the  driver.  A  crystal  from  Epson  FA-128 
(32.0000MF20X-K3) series was selected as the crystal. These are AT-cut crystals in a 
20 x 16 mm case. They can handle drive levels up to 200 µW. [13]
The  32.0000MF20X-K3  crystal  requires  a  10pF  load  capacitance,  which  is 
accomplished with 12 pF shunt capacitors (C107 and C108) as calculated in Appendix
F. Ceramic capacitors with C0G dielectric (EIA Class I ceramic) material were used for 
temperature stability.
During the circuit design phase of this thesis, the 32KHZ-output (see Figure 14) of the 
real-time clock circuit DS3232M was intended to be used as the low frequency source. 
However, the tolerance specification of the output signal was overlooked at that time. 
The signal has a very large tolerance of ±2.5 % and hence it can’t be used as a source 
for the LFCLK. This early design overlook was fixed by using an external crystal. 
The built-in LFXO, which is connected to the XL1 and XL2 pins, can drive crystals 
only up to a 1 µW power level. Because of this limited power level, only tuning-fork 
crystals can be used. This results in a relatively low temperature stability, which might 
be a problem for some applications. A tuning-fork crystal (Q13FC13500003) from the 
Epson FC-135 series was selected, because it has a maximum tolerance of ±20 ppm at 
+25 °C and a parabolic  coefficient  of  -0,04 ppm/°C2.  This  means that  the  crystal  is 
within  the  required  ±250 ppm  tolerance  for  BLE  applications  even  in  temperature 
extremes  (-50...+100 °C;  see  Appendix  F).  The  Q13FC13500003  requires  a  load 
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capacitance of 9 pF to operate at the desired 32.768 kHz frequency.
5.1.2 Power
The nRF52832 chip  features  an  internal  switch-mode power supply (SMPS) with a 
parallel connected internal linear low-dropout regulator (LDO). Together, they provide 
a 1.3 V core voltage for the processor. Implementing the SMPS is optional and it has to 
be enabled separately by the application.
The nRF52832 has also another linear regulator, which regulates the 1.3 V core voltage 
to 0.9 V. The use of the regulator is poorly documented by the manufacturer, but it is 
referred to as the digital logic power supply. It requires an external bypassing capacitor 
for stability.
Implementation of Built-in Power Supplies
The built-in switch mode power supply is a buck regulator operating around 8 MHz 
switching frequency.  The regulator  is  supplied from the VDD pins and has  built-in 
power  switches.  Only  an  external  coil  and  a  bulk  capacitor  are  needed  for  the 
implementation. The components should be connected between the switch output pin 
(DCC) and the 1.3 V system voltage (DEC4) as shown in Figure 15.
The  manufacturer  recommends  using  a  series  connection  of  a  10 µH  wire-wound 
inductor (L101) and a 15 nH high frequency ceramic chip inductor (L102). Supposedly, 
the high frequency inductor is used to suppress 2.4 GHz switching noise propagation. 
The self resonant frequency of the inductor is utilized to create a high series impedance 
in this specific frequency range. If needed, a capacitor (C112) connected to the DEC2 
pin can be further used to bypass high frequency noises from the RF supply voltage. In 
reference  designs  the  C112  capacitor  is  only  assembled  for  designs  using  WLCSP 
packaged devices – hence it was left un-populated in this design, which uses the QFN-
package. [2]
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The capacitors C102 and C103-104 are local  bypass capacitors  for the VDD supply 
pins. The VDD supply is provided from a 3.3 V regulator as described in chapter 5.4.4. 
The DEC3 pin is for power supply decoupling and according to the manufacturer it 
should be decoupled to ground with a 100 pF NP0 dielectric  capacitor  (C111).  The 
DEC1 pin is for 0.9 V digital power supply decoupling and it should be connected to a 
100 nF capacitor (C113).
Software Considerations
The 3.3V (VDD) rail voltage can be measured using a SAADC converter and internal 
0.6V ADC reference voltage by using 1/6 amplifier  gain. This gives a measurement 
range up to 3.6V and doesn’t require any additional pins. The VDD can be also selected 
as the single-ended measurement source for the SAADC converter as further discussed 
in chapter 5.1.5.
5.1.3 Peripheral Usage
The nRF52832 have peripherals that share resources as listed in Table 2. The resources 
with same ID and address space can’t be enabled at the same time. This means that only 
four  bus  interfaces  can  be  used  simultaneously:  1x  UARTE,  1x  SPIM(/-S)  and  2x 
SPIM(/-S) or TWIM(/-S) – where ending -M means master and -S slave peripherals. 
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The UART0, SPI0-SPI2 and TWI0-TWI1 are legacy peripherals providing support for 
application software ported from nRF51 series devices. Use of these peripheral devices 
is deprecated.
Address Peripheral Instance
ID 2 0x40002000 UARTE0 (UART0)
ID 3 0x40003000 SPIM0 SPIS0 (SPI0) TWIM0 TWIS0 (TWI0)
ID 4 0x40004000 SPIM1 SPIS1 (SPI1) TWIM1 TWIS1 (TWI1)
ID 35 0x40023000 SPIM2 SPIS2 (SPI2)
ID 15 0x4000F000 AAR CCM
ID 19 0x40013000 COMP LPCOMP
ID 20 0x40014000 SWI0 EGU0
ID 21 0x40015000 SWI1 EGU1
ID 22 0x40016000 SWI2 EGU2
ID 23 0x40017000 SWI3 EGU3
ID 24 0x40018000 SWI4 EGU4
ID 25 0x40019000 SWI5 EGU5
Table 2: Peripheral instances with shared resources.
Further restrictions for peripheral usage are set by the SoftDevices – if they are used. 
They reserve hardware peripherals and also route all interrupts through a management 
logic. When a SoftDevice is enabled, only one real-time counter, two of the SWI/EGUs 
and two of the three TIMERs are available. Additionally, when SoftDevice is used some 
peripherals  can  only  be  accessed  through  API  functions:  the  temperature  sensor, 
NVMC, UICR, CLOCK, POWER and BPROT peripherals. The full list of restricted 
peripherals  by the SoftDevice is shown in  Appendix D. These limitations  should be 
considered when designing the peripheral usage of the SoC.
Software Considerations
The peripherals  marked as restricted by the SoftDevice (see  Appendix D) should be 
accessed through the SoftDevice API. The SoftDevice also significantly increases the 
Cortex  M4  hardware  interrupt  latency  (<12  clock  cycles),  because  all  peripheral 
interrupts are passed through the SoftDevice interrupt events management logic. When 
using  a  disabled  SoftDevice,  a  latency  up to  1 µs  for  peripheral  and 2 µs  for  SVC 
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interrupts  can  be  anticipated.  Enabling  the  SoftDevice  can  double  the  peripherals 
interrupt delays. [7]
5.1.4 Buses and GPIO Pins
The nRF52832’s peripherals and buses can be routed freely to any general purpose I/O 
(GPIO) pin. The device has only one port,  which contains 32 GPIO channels (P0.0-
0.31) eight of which can be used for analog channels (AIN0-7). 
Each analog channel has a fixed position in the pin assignment overlapping the GPIO. 
The nRF52832 can assign any of the three analog peripheral’s  (SAADC, COMP or 
LPCOMP) channels to these pins. Other overlapping and position fixed channels are 
dedicated  for  the  Low  Frequency  Oscillator  (LFXO),  Near  Field  Communication 
(NFCT)  and  Trace  Port  Interface  Unit  (TPIU)  pins.  When  these  peripherals  are 
configured,  they  will  override  the GPIO functionality  of  the underlying  pins.  Other 
peripheral’s channels can be freely assigned to any available GPIO pins. However, only 
one peripheral signal should be assigned to a pin at a time and driving high frequency 
signals close to the radio pins should be avoided. Peripheral signals can be assigned to 
GPIO  pins  through  pin  select  (PSEL)  registers.  Each  peripheral  instance  has  its 
dedicated PSEL registers.
All GPIO pins have a digital driver block connected to them. The structure of a driver  
block is shown in Figure 16. Each block consists of an input and output buffer, which 
share the same supply voltage (VDD). The input buffers have configurable internal pull-
up/-down  resistor  selection  and  the  output  buffers  have  drive  strength  control 
possibilities.  High-  and  low-side  switches  of  an  output  buffer  can  be  individually 
configured to have standard strength (2 mA), high strength (10 mA) or disabled drivers. 
A 13 kΩ pull-up or pull-down resistor can be further configured for each GPIO pin 
input buffer. Both of the buffers are detachable from the pin. When the pin is configured 
as an analog input the whole digital driver block is disconnected.
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All GPIO pins have a pin sensing (SENSE) block, which outputs a detect signal that 
indicates either high or low level events of the input buffer. The detect signals from all 
enabled SENSE blocks are stored in a latch buffer (LATCH), which retains its status 
even when the pin event has passed. The signals are combined into a DETECT-signal 
and respectively the latched signals are combined into a LDETECT-signal. Either of the 
combined detect signals can be further used by the GPIOTE peripheral to create port 
events and/or by the POWER peripheral to initiate wake-up events – the events can be 
used to wake up the CPU from its off-mode.
As  previously  discussed  in  chapter  2.1.5,  a  GPIOTE  peripheral  channel  can  be 
connected to any of the GPIO pins. The GPIOTE can either control the pin output with 
tasks or create events based on the input signal conditions.  This enables any peripheral 
events and tasks to be directly connected to pin inputs and outputs respectively. Using 
the GPIOTE is also the only way to generate CPU interrupts from GPIO pin changes.
Implementation of I/O Mapping and Expander
Each  pin  of  the  nRF52832  SoC  is  in-use  by  the  platform.  All  of  the  GPIO  pin 
connections are shown in Figure 17 – except for three pins, which are used by the reset 
(P0.21)  and LFCLK (P0.00 and P0.01)  circuits.  Most  of  the  pins  are  controlled  by 
peripherals  instead  of  GPIO  registers.  Only  chip  select  signals  (SDC_CS  and 
SPI_CS_EXT) and SD-card enable signal (SDC_EN) are actually controlled as GPIOs.
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Two of the eight analog pins (AIN0 and AIN3) are used by SAADC peripheral  for 
analog  measurements  as  further  explained  in  chapter  5.1.5.  The  M_BTN_ST  and 
IO_EXP_INT -signals are connected to pins assigned for the GPIOTE peripheral, where 
they create interrupts from button presses and IO expander events respectively. The two 
motor  control  signals  (MOTOR_IN1 and MOTOR_IN2),  three Triac  control  signals 
(TRIACx_EN) and the buzzer drive signal (BUZZER_EN) are controlled by the PWM 
peripherals. The rest of the GPIO pins are assigned for the communication buses:
• I2C bus: Used as the platform bus, which is routed to all boards and controls 
most of the additional functionality on the platform. The real-time clock, battery 
charger, IO expansion circuit and LED driver are controlled through the bus. 
Also  external  connections  such as  the  Extension  board  detection  as  well  as 
optional battery fuel gauge and Power board connections are using this bus.
• UART bus: Connects to a USB to a serial interface circuit, which is used as a 
development and debug port. Alternatively the processor can switch the bus to 
connect  to  the  Extension  board.  An external  multiplexing  circuit  is  used  to 
accomplish this. The UART is implemented as a four pin full duplex serial bus 
with hardware flow control signals. The hardware also supports ninth bit parity 
checking and generation.
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• “SDC”  bus:  Interface  for  a  SD  memory  card,  which  is  used  for  logging 
application and system operation data. It supports detachable micro SD memory 
cards  using  SPI-mode.  The  interface  consists  of  three  pin  SPI  bus  and  a 
dedicated chip select -signal. An additional enable signal (SDC_EN) is used for 
controlling the power supply to the SD card.
• SPI  bus:  Used  for  the  Extension  board  connections.  The  temperature 
measurement  Extension  board  designed  in  this  thesis  uses  it  for  analog-to-
digital  converter  interface.  The  connection  features  two  additional  signals 
(SPI_CS and SPI_INT), which can be used e.g. as chip select and/or interrupt 
signals.
The Power board output control signals are buffered with open-drain connected mosfets 
(Q101, Q102 and Q103 in Figure 17). By using open-drain signaling, the drive signals 
are  voltage independent  and turn off  automatically  in  case of ground fault  between 
Logic-  and  Power  board.  Also  the  mains  voltage  zero  crossing  detection  status 
(ZCD_ST) signal was implemented as open-collector signal source. The resistor R105 
is a pull-up for the ZCD_ST signal and the R106 resistor is used to limit the current 
going through the pin’s protection diode, if the signal is drawn (>300mV) below the 
ground level of the Logic board. The ZCD-signal can be used to detect mains voltage 
presence and also for timing phase angle tied events – e.g. phase angle control of Triacs.
Some of the pins have multiple optional functions:
• The SDC_EN and DAP_SWO signals share a pin, which can be used only by 
one of them. If the DAP_SWO is needed the SJ103 jumper has to be soldered 
closed  and  the  SDC_EN  functionality  should  be  bypassed  as  described  in 
chapter 5.5.3.
• The IO_EXP_INT and RTC_INT interrupt signals share a pin. The signals are 
separated by an unpopulated resistor (R137), which can be replaced by a zero 
ohm  resistor  to  enable  the  RTC_INT  signal.  The  signal  sources  are  open-
collector outputs, which means that they can control the signal at the same time 
without affecting each other – obviously this makes the signal source unknown, 
which means that the application has to take care of deciphering the interrupt 
source if needed. Enabling the RTC_INT signal coming from the external RTC 
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adds an ability  to  make timed wake-ups also when the  SoC is  in  off  mode. 
Wake-up events are not possible in off mode with the internal RTC timer as 
explained in chapter 2.1.6, but the GPIO detect function of the pin can be used 
as the wake-up source also in the off mode.
• The VBATT/5V_M measures either battery terminal voltage or the 5V power 
supply  voltage.  The  measured  signal  is  selected  through  assembly  options 
explained in chapter 5.4.3.
 
The GPIO signal number of the SoC is increased with a IO-expander circuit shown in 
Figure 18. The IO-expander is implemented using a PCAL6408A component made by 
NXP Semiconductors. The device has 8 input/output (IO) pins that can be controlled 
and configured through the I2C bus. The interface has a built-in level shifting feature, 
which means that IO pins can be operated from a different supply voltage than interface 
pins. This feature is utilized by supplying the IO pins from the battery backed-up VSYS 
supply while having the communication interface voltage directly compatible with the 
SoC. The communication interface consists of the I2C bus and two additional signals: 
interrupt (IO_EXP_INT) and reset (SYS_RESET). The IO_EXP_INT signal indicates 
the processor from changes in the input state of the expander while the reset clears any 
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pin configurations made to the chip.
The  PCAL6408A  supports  each  pin  to  be  configured  separately  –  except  for 
configuration  that  selects  between  push-pull  and  open-drain  output  drivers,  which 
affects the whole port. The device is a drop-in replacement for NXP PCA6408 and TI 
TCA6408 devices, with the exception that it  has more pin configuration features: 4-
level  output  drive strength configuration,  pull-up and pull-down resistors  as  well  as 
input latching and interrupt masking features. [14]
The  ON_BTN_ST  and  ESTOP_ST  input  as  well  as  OUTPUT1_EN  and 
OUTPUT23_EN output  signals  are  connected  to  the  Power  board.  The  outputs  are 
controlling relay drivers.  The inputs are  generated from open-drain sources that  use 
internal pull-up resistors of the PCAL6408 to pull the lines high. This allows the pull-
ups to be turned off when operating in low battery situation. The series resistors R311 
and R312 are used to limit the clamping current of the pins if the sources pull the pins 
more than 300mV below the ground level. The other pins (P0...P4) are controlling and 
monitoring  features  in  the  Logic  board.  The  MOTOR_EN  and  MOTOR_FAULT 
signals are used for the potentiometer motor driver (see chapter 5.6.3). The BAT_IO is 
used  for  the  battery  charger  (see  chapter  5.4.3)  and  USB_SEL for  selecting  which 
UART channel is connected to the processor (see chapter 5.5.2).
5.1.5 SAADC Inputs
The successive approximation analog-to-digital converter (SAADC) of the nRF52832 
supports up to eight analog input channels. The analog inputs can be configured as eight 
single-ended inputs, four differential inputs or a combination of these. The number of 
differential channels is limited by the number of available analog pins. The selection of 
the positive and negative input is made using built-in multiplexers (MUX) as shown in 
Figure 19.  Each input has selectable  160kΩ pull-up and -down resistors (RESP and 
RESPN)  for  biasing  the  input.  The  differential  input  signal  is  amplified  in  a 
programmable gain block before it is converted in a SAR core. The gain block supports 
eight different amplification factors: 1/6, 1/5, 1/4, 1/3, 1/2, 1, 2 or 4.
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In a successive-approximation-register (SAR) type analog-to-digital  converter (ADC) 
the input voltage is captured in a sample and hold acquisition circuit and digitized using 
a comparator and digital to analog converter (DAC) [15]. The DAC is supplied by the 
reference voltage, which also defines the input voltage range for the conversion. The 
sample and hold circuit has a small sampling capacitance (CSAMPLE) that is connected to 
the inputs for the duration of the acquisition. In the SAADC implementation the CSAMPLE 
value  depends  on  the  amplification  of  the  gain  block  –  with  higher  amplification 
resulting in a higher capacitance.  The charge transfer to the capacitor  can lead to a 
sampling error unless it is taken into account when designing the input circuit. [2]
The SAR implentation in the SoC supports four conversion resolutions: 8, 10, 12 or 14 
bits. The reference for the SAR can be selected between two sources: internal 0.6 V 
reference voltage or a quarter of the supply voltage (VDD/4). This gives the ADC core 
an  input  range  of  ±0.6 V  or  ±VDD/4  respectively.  The  actual  measurement  input 
voltage range can be determined according to formula (1):
Input range=±V REF /Gain (1)
, where gain is the selected gain (of the gain block) and VREF is either 0.6V or VDD/4.
The SAR core stores the results in a two’s complement form and extends them to fit a  
16 bit peripheral result register. EasyDMA transfers are used to move the results from 
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the peripheral to Data RAM memory. [2]
The SAADC module has also a limit events monitoring feature with adjustable limit 
window. The module creates events when the conversion result is higher or lower than 
the set limits. Both limits can be set independent of each other for all eight channels. An 
event will be set after each conversion if the limit is breached. [2]
Implementation of Analog Inputs
Two channels  of  the  SAADC peripheral  are  used  in  the  platform:  A potentiometer 
measurement  (POT_M)  and  a  battery  voltage  measurement  (VBATT/5V_M).  The 
measurement sources are un-buffered resulting in an elevated source resistance, which 
can cause some error because of the SAR sampling capacitor. 
There are two ways to get rid of the error caused by the SAR converter input sampling: 
• One way is to use a large bypass capacitor close to the analog input pin. The 
capacitance is set large enough that no significant voltage change is caused by 
the SAR sampling. Using a large capacitance allows the acquisition time to be 
set to minimum, making a single measurement faster even when the input has a 
large source resistance. However, the sequential measurement interval will be 
limited by the formed low pass filter.
• Another way to overcome sampling errors is to use a small input capacitance 
and increase the acquisition time to be longer than the voltage kickback caused 
by  the  sampling  [16].  This  is  useful  if  high  sampling  frequency  is  needed, 
because no accumulative error is generated by repeatedly sampling the channel. 
The  disadvantage  is  that  active  buffers  are  usually  required  to  implement 
filtering in this kind of arrangement.
Neither of the platform measurements require fast sampling and implementing buffers 
wanted to be avoided. Hence both measurement channels were implemented with large 
bypass capacitors. The capacitors were chosen to be 10 nF, which gives a voltage drop 
less  than  one  least  significant  bit  of  12-bit  value  when  sampled  (calculations  in 
Appendix F). The capacitors were also used as a part of a low pass filter as shown in 
Figure 20. Because the low pass filters are passive, the sensor circuit output resistance 
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has an effect on the filtering bandwidth. The low-pass filter 3dB bandwidth in case of 
the VBATT measurement is typically 8.57 kHz and for the potentiometer it changes 
from 4.55 kHz to 14.48 kHz (as calculated in  Appendix F). The lowest bandwidth for 
the signal is obtained when the wiper is in the mid position and the highest in either 
edge.
Software Considerations
The SAADC measurements are not usually needed in a same platform operation mode. 
The POT_M is measured only when the platform is actively controlling the applications 
and not needed (unless requested) when the platform is operating with battery power. 
The  VBATT/5V_M  measurement  is  exactly  opposite  –  regularly  needed  in  battery 
operation and only rarely requested in normal platform operation. 
The  potentiometer  is  measured  ratiometrically  by  using  the  supply  voltage  as  a 
reference.  The reference of the SAADC is one quarter of the VDD. To achieve full 
measurement range the input amplifier should be set to 1/4 gain.
To improve the signal-to-noise ratio (increase the ENOB) oversampling could be enabled. 
It should be noted that if oversampling is used, the scan mode should be avoided, unless 
burst measurement is enabled in all activated channels. Without the burst measurement, 
the  channel  multiplexer  would  advance  within  the  oversampling  operation  and  the 
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oversampling output would be a combination measurement from all active channels. [2]
5.2 Bluetooth LE
The Bluetooth low energy implementation uses an internal 2.4GHz radio peripheral. 
The peripheral features a built-in balun circuit, which transforms the internal balanced 
signal  to  be  suitable  for  an  external  single-ended  antenna.  This  unbalanced  signal 
coming out from the balun needs to be further matched  with an impedance matching 
network  to  the  antenna.  Poorly  matched  implementation  will  cause  reflections  and 
degrade the signal. 
Typically both the balun and antenna are matched to a 50 Ω transmission line to make 
testing of the circuit more convenient. This way 50 Ω cables and test equipment can be 
directly used to measure the circuit from the transmission line connection point.
5.2.1 Matching network
One way to match a source and load with different impedances is to use a pi-network. It  
is a flexible way to tune an antenna and balun together. A pi-network consists of three 
reactive components, which are typically capacitors or inductors with high Q value. The 
three  components  (Z1-Z3)  are  arranged  in  a  shunt-series-shunt  configuration  as 
illustrated in Figure 21. However, only one of the shunt components is actually needed 
together with series component to match the signals. The second shunt component is 
useful because it enables tuning of any kind of source impedance.
When using a PCB trace antenna,  parts of the pi-network can be integrated into the 
antenna element itself as shown in  Figure 22. In this type of tuning network e.g. an 
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inverted-L  antenna  (ILA)  trace  length  becomes  a  tuning  parameter  for  the  antenna 
matching network. 
Second purpose of a matching network is to filter out sub-harmonics frequencies from 
the  signal.  Using  a  passive  single  stage  implementation  can  lead  to  an  insufficient 
filtering performance of the sub-harmonics. More filtering stages can be added to obtain 
required  harmonics  rejection.  Another  option  would  be  to  use  a  ceramic  chip  filter 
designed for the specific chip. This is also beneficial if the design is size constrained.
A single  pole  double  throw (SPDT) RF-switch  can  be  placed  in  the  middle  of  the 
transmission  line.  It  can  be  used  e.g.  as  a  temporary  antenna  connection  for  the 
Bluetooth LE PHY qualification testing  [9]. It is also useful for tuning the matching 
networks,  because it  eliminates  the need for soldering coaxial  cables directly  to the 
circuit board.
A vector network analyzer (VNA) is needed to properly tune the matching network and 
antenna design. It is used to measure Standing Wave Ratio (SWR) to the antenna and 
the transceiver. Based on the SWR measurements the matching networks can be fine 
tuned to  minimize  signal  reflections  in  the  radio  operation  frequency range  (2.4  to 
2.4835 GHz). [17]
5.2.2 On-board Antenna
The nRF52832 radio interface has an integrated balun, which is meant to connect to an 
unbalanced load such as a monopole antenna with a single ended feed point.
Monopole antennas use a ground plane to replace half of a quarter wave dipole antenna. 
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The remaining  half  of  the  dipole  mirrors  itself  in  the  ground plane  completing  the 
radiator.  The  radiation  pattern  from a  monopole  antenna  with  a  straight  trace  is  a 
doughnut shaped with a null pointing out from the end. The radiation resistance of the 
antenna is half of a dipole antenna (37 Ω). 
A typical quarter wave monopole PCB antenna design is an inverted-L antenna (ILA) 
shown in Figure 23. In an ILA the monopole radiating trace is bent along the ground 
plane. This makes the antenna more compact in size and partially eliminates the null 
direction in the radiation pattern, but it also makes impedance matching to a feed-line 
more difficult because of added reactance. A matching network is always needed with 
an ILA type antenna when used with a common transmission line impedance (50Ω). 
[18]
Another popular monopole antenna design called an Inverted-F antenna (IFA) improves 
on the impedance matching by having a tapped input  to  grounded ILA structure as 
shown in  Figure 23. The created loop behaves as an inductor and resonates with the 
horizontal wire that is above the ground plane. This changes the input impedance of the 
antenna and makes it inherently tunable. By moving the tap point of the feed-input, the 
antenna can be matched to the transmission line without external components. [19]
One option is to use a ceramic chip antenna. This option has some benefits over the 
PCB antennas mentioned previously – most notably the size it takes from the PCB. The 
chip antennas are separate surface mount components made out of ceramic substrates. 
They  are  very  sensitive  for  RF  ground  size,  but  generally  less  easily  de-tuned  by 
components in close proximity than PCB antennas.  They require always a matching 
network to connect to the transmission line. [20]
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Implementation of BLE antenna and matching network
Because  no  vector  network  analyzer  (VNA)  was  available  for  tuning  the  antenna 
matching components, it was decided that the BLE antenna design from “NRF52 DK” 
development kit would be copied and re-used for the platform implementation.
The SoC’s radio pin ANT was matched to the 50Ω transmission line using pi-matching 
network recommended by the manufacturer. The matching network consists of a coil 
(L103)  and a  capacitor  (C114)  as  shown in  Figure  24.  The components  match  the 
internal  balun  to  the  transmission  line  and also filter  sub-harmonics  from the  radio 
transceiver. The quarter wave ILA-type PCB trace antenna design was also replicated 
from the NRF52 DK -development kit reference design. The antenna was matched to 
the transmission line with a shunt capacitor (C116).
An additional RF-connector (CON7) was added to the transmission line as shown in 
Figure 24. The connector adds possibility  to connect external  antennas or RF signal 
sources  to  the board without  soldering.  The used connector  is  a microwave coaxial 
connector MM8430-2600 made by Murata. It features a built-in switch with external 
probe  input.  When  an  external  probe  (e.g.  MXHS83QE3000)  is  inserted  to  the 
connector, the output pin couples to the probe and the input pin of the connector gets 
disconnected. The connector is symmetrical, which means the output can be assembled 
in either direction on the board and used for various testing purposes.
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The quarter wave length antenna was made as close as possible to the manufacturers 
development kit reference design. The differences in the implementations are shown in 
Figure  25.  The  ground  pour  edge  of  the  Logic  board  implementation  was  brought 
0.2 mm closer to the radiating trace by mistake and an antenna matching component 
was falsely mirrored respect  to the antenna trace.  However,  these differences  didn’t 
cause any significant mismatch in the antenna and no tuning to the matching circuit was 
needed. The platform implementation was verified against the NRF52 DK board using 
the  received  signal  strength  indicator  (RSSI)  tracking  feature  of  nRF  Connect 
application for iPad. No significant difference in RSSI strength was seen between the 
boards.
5.3 NFC
The nRF52832 SoC has a built-in Near field communication (NFC) support. It features 
a NFC-A interface that can only operate in passive card emulation mode, supporting 
NFC  Type  2  and  Type  4  tag  implementations.  Unlike  a  typical  passive  tag,  the 
peripheral doesn’t support powering the SoC through the NFC field.
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To properly implement the NFC hardware, some basic information of NFC technology 
is required. In the following chapter a short overview of the technology is given.
5.3.1 Overview
Near-field communication (NFC) is standardized and developed by the NFC Forum, 
which is a non-profit industry association, responsible for harmonizing standards from 
various near field technologies. The main task of the Forum is to develop specifications, 
which ensure interoperability of NFC devices and services from various manufacturers. 
However, the standards are not publicly available and to gain access to them one must 
have a membership. The minimum membership fee is from 1500 $ per year for non-
profit members [21].
NFC communication  is  based  on inductive  coupling  between  polling  (initiator)  and 
listening (target) devices. A polling device creates a 13.56MHz electromagnetic field, 
which is inductively coupled to the listening device through a short air gap. The polling 
device  can  transmit  power  and  data  to  the  listening  device,  which  responds  by 
modulating the transmitted carrier signal. The modulation scheme of the polling device 
is always amplitude shift keying (ASK) while the listening device responds with using 
either  ASK  or  binary  phase-shift  keyed  (BPSK)  load  modulation.  The  modulation 
characteristics, coding and also data rate depend on the used air interface. The NFC 
Forum standard specifies three different standards for air interfaces: NFC-A, NFC-B 
and NFC-F. As mentioned previously the nRF52832 SoC supports only NFC-A type air  
interfaces.
NFC-A Air Interface Communication
A NFC-A capable polling device uses ASK with 100% modulation depth, also known 
as  on/off  keying  (OOK),  to  communicate  to  the  target.  The  packets  are  coded  in 
modified miller coding. The listening device responds by varying the load impedance, 
which  it  introduces  to  the carrier  signal.  This  causes  detectable  amplitude  or  phase 
changes  to  the  antenna  voltage  of  the  polling  device.  This  technique  is  called  load 
modulation, which is keyed by an auxiliary subcarrier at 848 kHz. The carrier is further 
ASK modulated with the Manchester coded data signal, which guarantees that no DC 
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components are created to the signal. The resulting load modulated signal, seen by the 
polling device antenna, contains side frequency bands offset from the modulation carrier 
frequency as illustrated in Figure 26. [22]
Figure 26: Load modulation with auxiliary carrier in different domains. [22]
NFC devices operate around 13.56 MHz frequency and the coil antenna design needs to 
be made to resonate at  the same frequency. Matching the resonant frequency is  not 
paramount, but the closer the resonance is to the operation frequency the better is the 
power  transfer  between  the  antennas  and  better  reading  distance  can  be  achieved. 
Usually additional tuning capacitors are needed to make the coil resonate close to the 
desired frequency. 
The  nRF52832  NFC-A  implementation  features  an  automatic  amplitude  regulator 
function, which tries to keep the received voltage amplitude in range for the receiver by 
changing the input resistance value (load for the antenna). The regulator varies the input 
resistance from 40Ω to 1kΩ actively trying to keep pin voltage in supply voltage limits 
of the IO-interface. This allows the reading distance to vary while still keeping the input 
voltage in receiving circuit’s operation range and not over drive the input circuit. The 
amplitude regulation process doesn’t interfere with the load modulator, which has input 
resistance in range of 8Ω to 22Ω and operates at the 848 kHz switching frequency. [2]
Implementation of the NFC Interface
Implementing a NFC coil antenna directly to the circuit board wasn’t feasible, because 
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the board couldn’t be placed close enough to a surface that could be accessed by an 
external polling device. Hence an external antenna with connectors on the circuit board 
was decided to  be used.  As shown in  Figure 27,  the antenna connects  to either  RF 
connector  (CON6)  or  spring  contact  pins  (CON12  and  CON13).  The  selected  RF 
connector  is  a high speed connector  MM4829-2702 made by Murata,  which can be 
mated to a coaxial cable with a matching connector (e.g. MXHP32HP1000). The non-
connector end of the coaxial cable would be directly soldered to an external antenna. 
The not assembled resistors (R123 and R124) are used for disconnecting the connector 
from the circuit when the spring contacts are intended to be used – the resistors remove 
stub traces created by the connector. The gold plated spring contact connectors 0914-2-
15-20-77-14-11-0 are made by Mill-Max and they connect directly to the pads of the 
antenna element with spring force.
The selected external NFC coil antenna is FXR.05.A made by Taoglas. It is a round 
26.4 mm diameter coil-type antenna manufactured on a flexible substrate with peel and 
stick adhesive on the backside. It has manufacturer specified inductance of 15.9µH at 
13.56MHz. [23]
The tuning capacitors C118 and C119 were left un-assembled, because the capacitance 
of the traces together with the NFC pin capacitances were large enough to cause the 
FXR.05.A  to  resonate  close  to  13 MHz.  The  exact  resonance  value  couldn’t  be 
measured,  because the capacitance  (10 pF) of used oscilloscope probes  was causing 
significant errors to the measurements.  Even without tuning to the circuit,  a reading 
distance of a few centimeters was achieved in verification tests made with Nokia N620 
as the polling device.
71
5.4 Power Supply
The logic part of the platform can be supplied from three different voltage sources: the 
isolated mains network, USB interface or battery supply. Each of these sources supply 
parts of the system as discussed in Power Supply Architecture section (chapter 4.2).
In  this  chapter  design  decisions  and  implementations  of  each  supply  source  are 
discussed in more detail.
5.4.1 Isolated Mains Power Supply
The main  supply  for  the  system is  designed  to  be  in  the  Power  board.  The  whole 
platform can be operational only when mains network power is present.  An isolated 
mains network connected supply was used to power the logic part of the platform. The 
power of the supply had to be more than the combined power of a USB supply and 
additional  circuits  on the Power board. A high-power USB port  can deliver  at  least 
2.5W (as explained in chapter 5.4.2) while additional circuits such as Triacs and relays 
need  about  1W.  Together  this  makes  total  of  at  least  3.5W.  To  have  some design 
margin, only supplies with more than 4W power rating were considered.
Isolated Power Modules (>4 W)
An isolated power module was used as the power supply, because of small size and low 
design  effort.  There  are  multiple  manufacturers  for  PCB  mounted  isolated  power 
modules in a 4-5 W range with 5 V output voltage. Commonly available models from 
the biggest manufacturers are listed in Table 3.
The isolated power supply module survey consists only of models that are in a PCB 
mountable package and don’t require any additional components to operate – fuses, load 
capacitors and input over voltage protection components are not viewed as additional 
components. Output voltage accuracy, output power, physical size and unit price were 
chosen as the selection parameters. The output accuracy had to be better than 4 % and 
the output power more than 4 W.
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Manufacturer Model Output Accuracy
Output 
Power
Dimension 
(WxDxH) mm
Unit Price 
(Q1/2017)
Cosel TUHS5F05 4.9...5.3V 5W 28.7x17.5x12.7 15.5$
CUI Inc. VSK-S5-5UA ±2% 5W 50.8x25.4x15.2 16.3$
XP Power ECE05US05 ±1% 5W 25.4x25.4x15.2 20.1$
XP Power VCE05US05 ±3% 5W 33x27.9x19.1 12$
TRACO Power TMPS 05-105 ±2% 5W 25.4x25.4x16.3 23.9$
TRACO Power TMLM 04105 ±2% 4W 36.5x27x17.1 22$
Mean Well IRM-05-5 ±2.5% 5W 45.7x25.4x21.5 7.8$
RECOM Power RAC04-05SC ±2% 4W 36.7x27.2x17.1 17.1$
Table 3: Isolated 5V PCB mount power modules from major manufacturers.
The  unit  prices  in  the  Table  3 are  off-the-shelf  American  dollar  prices  for  small 
quantities (<10pcs) as listed by DigiKey, Mouser and Farnell distributors.
Implementation of Isolated Power Module
The RAC04-05SC/277-E isolated power module made by RECOM Power was selected 
for the Power board. As shown in  Figure 28, the module is connected through a 1A 
slow  blow  fuse  to  the  mains  supply  connector.  An  additional  surge  protection 
metaloxide varistor (MOV) was also added to protect the module from high voltage 
surges. The module supplies a 5V power rail (V5_PSU), which powers the rest of the 
platform. 
 
Devices, which are only used when the mains power is present (e.g. Triac drivers and 
relays), are directly supplied from the isolated module output (V5_PSU) while the rest 
of the platform is connected to an output (V5_PWR) separated by a schottky diode 
(D401).  The diode  is  used  to  prevent  the isolated  supply (and its  load)  from being 
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powered from the alternative USB Power Supply source.
5.4.2 USB Power Supply
A USB device can be powered from either a charging port or a standard downstream 
port (SDP). Both of them can provide a 5 V output, while the maximum output current 
is dependent on the device’s ability to negotiate or detect the upstream port.  Both a 
charging port and SDP with high-power function can deliver 500 mA without the output 
voltage dropping below 4.75 V. The platform was designed to draw less than 2.5 W 
from the USB-port in order for it to be compliant with any type of USB power supplies.  
[24]
When connected to an SDP, a USB device is allowed to draw a load current of 2.5 mA 
when suspended and when connected and not suspended 100 mA. More current draw 
requires the device to be enumerated by the host and configured for up to 500mA of 
current. This would classify the device as a high-power bus-powered function, which 
requires a staged power switching. Meaning that before enumeration only 100mA is 
allowed to be drawn. [25]
When connected to a charging port, a USB device can draw as much as 1.5 A of current 
and it doesn’t have to be configured or follow the rules of suspend. However, the device 
must detect  the port  to  be able  to  distinguish between a charging port  and SDP. A 
primary detection circuit is used to accomplish this. The detection circuitry is usually 
embedded into a USB controller. [26]
Implementation of USB Power Supply
USB power selection is implemented using a FT230X component made by FTDI Chip. 
The device is also used as a USB-serial transceiver for the UART bus as described in 
chapter 5.5.2. It incorporates a primary detection circuit to determine if it is connected 
to a charging port or SDP. The charging port detection is indicated with BCD-signal and 
a  successful  SDP  enumeration  with  PWREN-signal.  Both  signals  are  enabled  and 
routed  to  physical  (CBUS)  pins  on  the  chip  by  configuring  the  internal  EEPROM-
memory.  These two open-collector  output  pins are  connected  together  (as shown in 
Figure 29). The OR-ed connection controls the USB-power switching.
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The required staged power switching for a  SDP-port  connection  is  implemented  by 
disconnecting the load from the port by a P-channel mosfet (Q201). The mosfet is only 
turned on by the port detection signals (BCD and PWREN), which are enabled only 
after the port is properly negotiated or detected as a charging port. Thus, the USB power 
is only available to the platform, if connected to a SDP which can supply 500 mA of 
current or a dedicated charging port (DCP).
The V5 voltage rail is supplied from both the isolated power and USB power supply. To 
prevent current back-feeding to the USB host a schottky diode (D201) is needed. If the 
both supply sources are present they will partially share the load current depending on 
which ever voltage source is higher.
The V5 voltage rail is protected with a transient voltage suppression (TVS) diode D203. 
It adds a limited protection against transient voltages coming from either source. The 
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source side of the USB supply has a second transient protection diode D202 as shown in 
Figure 29. The diode PRTR5V0U2X made by Nexperia also protects the USB signals 
from transient over voltages with a pair of low capacitance clamping diodes. The ferrite 
bead (FB201) and the capacitors  C202-C204 are  suppressing  high  frequency noises 
between the platform and the USB host. The total bulk capacitance of the USB supply 
rail is kept below 10 µF as required by the USB Power Delivery Specification. [24]
Figure 30: Soft start behavior when USB power plugged in. The  
measurements are from input (PMOS_2) and output (PMOS_3) of  
the p-channel mosfet.
The staged power switching has to have a current limited turn-on to prevent the host 
side supply voltage from dropping too much and possibly affecting any other devices 
connected to it. Thus turn-on ramp off the p-channel mosfet is limited by addition of a 
soft turn-on capacitor (C201) and a R204 resistor (see Figure 29). The implementation 
allows a short false turn-on when the USB port is first plugged in as shown in Figure
30.  In  the  figure,  the  initial  faulty  turn-on  of  the  mosfet  is  shown  followed  by 
enumeration  time (240ms) and mosfet  turn-on.  The output  voltage  ramp up time is 
limited to 130µs (as shown in the zoomed waveform below) and the voltage drop in the 
source side is only 200mV.
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5.4.3 Battery Charger
A minimum implementation for a li-ion battery charger would be a battery powered 
system, where the battery is always connected parallel  with the load.  However,  this 
would cause issues for the platform when the battery is at low voltage or faulty (e.g.  
shorted). The whole platform would be disabled because of the faulty battery. To solve 
this  problem,  a  charger  with  battery  disconnecting  switch  can  be  used.  These  are 
commonly called battery chargers with power path control. Most power path controllers 
have a system voltage,  which is kept operational by a supply voltage and when the 
supply voltage is not present by the charged battery.  Under battery fault  or missing 
battery situations, the power path controller  isolates the battery from the system and 
allows the system voltage to be provided through the supply voltage connection.
ADP5062 Li-ion charger
A single cell li-ion battery charger ADP5062 made by Analog Devices was selected as 
the charger circuit for the platform. It is a linear regulator based charger, which also 
includes a power path controller.
The power path control is implemented inside the control chip with a battery isolation 
mosfet as shown in Figure 31. The mosfet is used to provide a constant battery backed-
up system voltage (VSYS) in all operation modes by either regulating charging current 
or connecting/disconnecting the battery from the system. When the battery is depleted 
or missing and the supply voltage (V5) is present, the linear low drop-out (LDO FET) 
regulator provides the VSYS voltage. In a situation when no supply is connected the 
VSYS is provided directly from battery voltage (VBATT). A battery isolation FET is 
used for connecting the VBATT and VSYS together.
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The charger has many configurable features, which are accessible through an I2C bus 
interface. Termination voltage (VTRM), input current limit (ILIM) and charging currents 
(ICHG and IITRK_DEAD) can be configured based on the supply and battery needs. Also other 
functional and status information can be accessed through a an I2C bus interface. Most 
notably, the charger status can be monitored and controlled through the interface.
The ADP5062 uses a four stage charging scheme. The first stage of charging is used for 
a depleted battery,  that  will  be charged with a configurable  trickle  charging current 
(ITRK_DEAD), to see if the battery voltage can be raised above a configurable dead battery 
voltage (VTRK_DEAD) level. A configurable safety timer (30s or 60s) can be enabled to halt 
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the charging, if the voltage level is not reached within the timer period. The second 
stage of charging is for a weak battery, which means battery voltages that can’t sustain 
the system operation. In this charging stage both the trickle charging and a configurable 
fast charging current (ICHG) are used. The controller drives the battery isolation fet as a 
shunt regulator and tries to keep the VSYS voltage at a specific value (V ISO_SFC). The 
battery voltage has to reach a configurable weak battery voltage (VWEAK) level before 
charging  can  proceed  to  the  next  stage.  In  the  third  stage  the  trickle  charger  is 
terminated and fast charging of the battery is continued until a configurable termination 
voltage (VTRM) is reached or an optional safety timer (5h or 10h) expires. In the last 
stage, the battery voltage is regulated to VTRM as long as the charging current doesn’t go 
below a configurable  termination  current  (IEND)  for  a  7.5 min  charge  complete  time 
(tEND) period. After this the charging has ceased and a configurable recharging battery 
voltage (VRCH) level is monitored to restart the charging cycle. [27]
Voltage monitoring of the battery has to be done separately, because the charger doesn’t 
have  any  built-in  analog  measurement  circuits.  All  features  of  the  ADP5062  are 
implemented  in  the  IC using  comparators,  current  sources,  switches  and logic  with 
volatile memory configurations.
Implementation of Battery Charger
The ADP5062 features a configurable input current limit ILIM, which is set to limit the 
maximum available current 500mA from the V5 supply voltage source. Thus the USB 
supply can be directly used without violating the specification. The current limit also 
means that the load current is limited to the same value when no battery is connected. 
For charging depleted batteries, a programmable trickle charger current (ITRK_DEAD) was 
set to 20mA and the fast charging current (ICHG) to 400mA. The charger is used for 
lithium-ion batteries and hence the termination voltage (VTRM) was set to 4.2V. All of 
these configurations are made to the ADP5062 volatile memory using the I2C interface.
The ADP5062 has an integrated LDO-regulator, which regulates the supply voltage to a 
configurable  system  voltage  (VSYSTEM)  level  when  the  battery  is  either  full,  not 
connected or deeply discharged as shown in Table 4. The regulation voltage was set to 
the  lowest  possible  value  of  4.3 V  to  accommodate  the  diode  drops  in  the  supply 
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voltage sources. The supply voltage (V5) level depends on the accuracy of either the 
USB or the isolated mains supply voltage source and the voltage drop caused by the 
series  connected  schottky  diodes.  As  calculated  in  Appendix  F,  the  supply  voltage 
should always be higher than 4.5 V.
Charger 
mode
System voltage
(VSYS)
Battery 
Charging 
current
Battery voltage
(VBATT)
Supply 
voltage 
(V5)
Trickle charge 4.3V (VSYSTEM) 20mA (ITRK_DEAD) <2.9V (VTRK_DEAD) >4.5V
Weak charge 3.8V* (VISO_SFC) <(ITRK_DEAD+ICHG) <3.4V (VWEAK) >4.5V
Fast charge 3.8V*...4.3V <400mA (ICHG) 3.4V...4.2V (<VTRM) >4.5V
LDO mode 4.3V (VSYSTEM) - 3.94V...4.2V >4.5V
No battery 4.3V (VSYSTEM) - - >4.5V
No supply VBATT - (3V)...3.4V...4.2V -
*) The voltage is typically 3.8V and always in the range 3.6...4V.
Table 4: System voltage under ADP5062 different operational modes. [27]
The  Figure  32 shows  the  circuit  implementation  with  all  required  components. 
According to the ADP5062 datasheet  [27], the ISO_S pin capacitance must be within 
10µF to 100µF. C215, C223 and C225 create total capacitance of 100µF, but in practice 
the capacitance is slightly lower due to bias voltage effect on the ceramic capacitors. 
The  capacitance  of  the  internal  supply  bypass  capacitor  C214  should  never  exceed 
14nF.
The charger requires at least 10µF capacitance for the ISO_B pins for implementing 
battery presence and short circuit  detection functions.  A dedicated BAT_SNS pin is 
used for monitoring the battery terminal voltage. The pin is connected together with 
ISO_B traces at the battery terminal or optionally with a zero ohm resistor R240. The 
zero ohm resistor should be only assembled when separate sense wire to the battery is 
not used.
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For charging safety, a thermistor needs to be connected between the THR pin and the 
ground. The thermistor is used to check if the li-ion cell temperature is within JEITA 
specified limits during charging. The thermistor’s nominal resistance value as well as 
the beta value are factory programmable. The ADP5062 supports thermistors with 10kΩ 
or 100kΩ resistance and beta values from 3150 to 4400. The resistors R241, R242 and 
R233 are used as configuration options in order to have optional support for an external 
battery board with a fuel gauge circuit.
An optional LED204 is used to indicate when the battery is being charged or when a 
fault  has occurred.  The LED makes development  easier,  but  is  not required for the 
platform operation.
Voltage Monitoring Implementation
The  ADP5062  doesn’t  have  a  built-in  voltage  measurement  capability.  Hence  the 
battery  terminal  voltage  is  measured  directly  by the SoC’s  built-in  analog-to-digital 
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converter (SAADC). The SAADC is configured to use internal 0.6V voltage reference 
with 1/5 gain, which gives a full scale measurement range of 0...3V. As shown in Figure
32, the battery terminal voltage is shifted down by resistors R238 (1200 Ω) and R239 
(3000 Ω),  which enables  measurement  of  battery  terminal  voltages  up to  4.2V.  The 
resistance values were chosen to give a sub-milliampere measurement current.
The level shifting circuit causes a constant leakage to the battery. This is avoided by 
addition of a p-channel mosfet Q202. The mosfet disconnects the measurement circuit 
from the battery terminals. To further limit the leakage, the mosfet driving circuit is ac-
coupled by a capacitor C216. This eliminates the leakage current, but also means that 
the measurement circuit can stay on only for a limited time. The on-time is set by a time 
constant (RC) of resistor R234 and capacitor C216. The capacitor voltage needs to be at 
least the mosfet’s maximum threshold level below the battery voltage for the mosfet to 
be on. To guarantee this, a maximum on-time (ton,max) for minimum battery voltage can 
be estimated using formula (2):
t on, max=−RC∗ln (
V th, max
V BAT ,min
) (2)
, where Vth,max is maxmimum mosfet gate threshold voltage and VBAT,min is minimum 
measurable battery terminal voltage. The RC value is the previously mentioned time 
constant set  by the capacitor  and the resistor.  Note that minimum values within the 
component tolerance should be used for the calculation to give the shortest possible 
time. 
Turn-on of the p-channel mosfet is controlled by the BAT_IO-signal, which is one of 
the output signals of the IO-expander (as explained in chapter 5.1.4). The on-time of the 
active low BAT_IO control signal should be kept below the value given by the formula 
(2). All analog-to-digital conversions should happen during the active time of the signal. 
A conversion start delay should be added to let the low-pass filter of the analog input 
pin to stabilize. For this platform (see chapter 5.1.5) the start delay should be more than 
300 µs.
To make the turn-on time equation and circuit work, the capacitor C216 needs to be 
fully  discharged after  every activation.  This means that  a  minimum off-time (toff,min) 
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between switching should be longer than given by formula (3).
t off , min=5∗R∗C (3)
The  selected  components  100k  (R234),  100nF  (C216),  BSS209PW  (Q202)  and 
minimum battery voltage of 3V give a ton,max time of 3.4 ms and toff,min at least 50 ms (see 
Appendix F). 
Software considerations
Using the SAADC in 12bit conversion and longest (256 times) oversampling with burst 
mode and minimum acquisition time gives a  typical  measurement  time of  less than 
1.28 ms. In theory the oversampling should improve the resolution by four bits. Because 
the VBATT/5V_M signal has a low-pass filter (R115 and C120; see chapter 5.1.5), an 
additional  600 µs  conversion  start  delay  after  BAT_IO  activation  should  be  added 
before any ADC acquisitions are started. The conversion time together with the start 
delay shouldn’t be longer than the maximum on-time of the BATT_IO signal. When 
conversion is ready the BAT_IO signal should be de-activated and a delay of at least 
50 ms should be applied before new measurement procedures are allowed. The timing 
of the measurement is visualized in Figure 33.
Changes for a Battery Board with Fuel Gauge
As described in chapter 4.1.4 the battery board can have a fuel gauge circuit to track the 
SOC of  the  battery.  In  this  case,  the  BAT_IO signal  is  re-purposed for  reading an 
additional (e.g. alarm) signal coming from the battery board. This can be accomplished 
by making  couple  assembly  changes  to  the  circuit  (shown in  Figure  32).  First,  the 
sampling circuit and the resistor R242 should be removed. Second, the R233 should be 
replaced  with  a  zero  ohm resistor  and  the  charger  temperature  control  disabled  by 
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assembling R241 with a 10kΩ resistor.
5.4.4 Local Power Supplies
The nRF52832 requires a regulated power supply, which is less than 3.6 V but over 
1.7 V. Also supply voltage transients that change more than 300mV in less than 300ms 
can cause the processor to reset. Hence an additional regulator is needed after the VSYS 
voltage.  The  regulator  should  maximize  battery  capacity  usage  and  mitigate  any 
transients caused by switching between battery and charging supply voltage sources. 
The regulator has to also fulfill the voltage requirements of any other devices using it. 
All of the devices are listed in Table 5 along with their supply requirements.
Device
Supply Voltage Limits Current Drain @3V
Min (V) Max (V) Min (µA) Max (mA)
Logic board  -components:
nRF52832 1.7 3.6 <2 9.6
PCA9956B 3 5.5 100 21
DS3232M 2.3 4.5 100
PCAL6408A 1.65 5.5 1
SN74CB3T3257 2.3 3.6 20
MicroSD card; EN on / off 2.7 3.6 (~250 / 0)* (~75 / 0)*
74LVC1G07DCK 1.65 5.5 0.1
Resistors - - 330
Temperature extension board  -components:
ADS1220 2.3 5.5 0.3
M24C02-WDW6TP 2.5 5.5 2 1
*) SD card current depends on the manufacturer specification. When EN-signal is off there is not current draw from the MicroSD  
card.
Table 5: Voltage and current specification of devices connected to Logic board supply  
regulator. Maximum momentary currents are not listed if they are less than 1 mA.
The Extension board has another local power supply regulator for analog domain. This 
regulated  analog  reference  voltage  named  VADC is  used  as  an  analog  supply  and 
reference  for  the  analog-to-digital  converter  and  connected  sensors.  This  helps  the 
sensitive  analog  section  of  the  Extension  board  to  be  more  immune  to  any supply 
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voltage noises in the rest of the platform.
Logic Board Regulator Implementation
Minimum voltage for the Logic board regulated power supply is set by PCA9956B led 
driver’s minimum operational supply voltage (as shown in Table 5). According to the 
datasheet the supply voltage has to be more than 3 V for normal operation. Hence a 
3.3 V  low-dropout  (LDO)  regulator  is  used  to  have  some  operational  margin.  The 
selected  LDO regulator  is  MIC5318-3.3YD5 made by Microchip.  It  is  an ultra  low 
drop-out linear regulator with an enable-signal. The regulator has a maximum of 150µA 
quiescent load current. This current as well as the minimum load current (~560 µA; see 
Table 5) will drop to 1 µA when enable signal is turned off.
The Logic board regulator circuit is shown in  Figure 34. The regulator VSYS supply 
voltage  is  bypassed  with  two ceramic  capacitors  (C220 and C221).  The  MIC5318-
3.3YD5 requires at least 1µF of input and output capacitance for stability. Output noise 
is improved by additional bypass capacitors on the BYP pin. The BYP pin is internally 
connected to a voltage source, which is used as the reference for the regulation. The not-
assembled  resistors  R227  and  R228  are  needed  for  an  option,  which  replaces  the 
MIC5218-3.3YD5 with  an  adjustable  regulator  (e.g.  pin  compatible  MIC5318YD5). 
The output bypass capacitor C218 is a 22 µF ceramic capacitor.
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Under  battery  operation,  the  VSYS voltage  is  directly  connected  to  the  battery.  To 
protect the battery from over discharge, an under voltage detector (UVD) circuit is used 
to turn off most of the load when voltage goes low enough for the system to become un-
operational. A 3 V UVD LMS33460 made by Texas Instruments was selected to turn 
off the regulators. It controls enable signals of regulators on the Logic board (IC204) 
and the Extension board (CON5) as shown in Figure 34. When battery voltage (VSYS) 
goes  below  a  threshold  (3 V ±5%)  of  the  UVD  the  enable  signals  on  logic  and 
Extension boards are pulled low by the UVD.
Extension Board Regulator Implementation
The Extension board has its own regulator for producing an analog supply voltage for 
sensors and the on-board ADC. It is separated from the digital power supplies in order 
to reduce digital noise in the sensitive measurement. A common mode choke (L601) is 
used  to  produce  an  analog  ground  plane,  which  should  prevent  digital  noise  and 
minimize  common  mode  RF-noise  radiation  through  the  sensor  wires.  Optional 
differential  filtering  can  be  used  instead  of  the  common mode  choke  by using  the 
component places R624 and R625. The VADC voltage is regulated to 3.3 V using the 
same LDO-regulator as in the Logic board supply. The enable signal of the regulator is 
controlled by the UVD circuit on the Logic board.
5.5 Development Interface
The platform is designed for application development and this requires some way to test 
and debug the code. In this chapter processor debugger and programming connections 
are overviewed and implementations discussed.
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A heating control systems response time can be very slow, which means that using a 
debugging interface can become unpractical. To overcome this, a USB serial control 
interface as well as a data storage solution are implemented. The USB interface can be 
used e.g. to manually change application control parameters and export real time status 
information. The data storage functionality is useful when the application software is 
being tested in a real environment for extended periods of time. The saved data can be 
used to track down any persisting software mistakes or monitor the correct application 
operation.
5.5.1 Programming and Debugging
The nRF52832 SoC supports the SW-DP interface as described in chapter  2.1.8. The 
implementation supports only a Serial Wire Debug (SWD) protocol – no support for 
JTAG interface.  The  SWD transfers  are  done  over  a  two  wire  bi-directional  serial 
interface,  which consists  of a clock (SWDCLK) and a bi-directional  data  (SWDIO) 
signal. The corresponding two processor pins are dedicated only for the debug interface. 
Data  is  exchanged  over  the  interface  in  packet-based  protocol  transactions  with 
theoretical  transfer  speeds  up to  4 Mbyte/s  (50MHz SWDCLK). The speed that  the 
debug interface can operate depends on the signal integrity and the capabilities of the 
external debugger that generates the clock signal.
The SoC also implements  debugging tools  such as Instrumentation  Trace Macrocell 
(ITM) and Embedded Trace Macrocell (ETM) sources as well as Data Watchpoint and 
Trace (DWT) unit. The tools make it possible to use trace style debugging instead of 
run-stop  debugging  –  e.g.  events,  executed  instructions  and  software  traces  can  be 
traced back in real-time by using the DWT, ITM and ETM trace sources. All of the 
trace sources can be provided to a debugger through a Trace Port Interface Unit (TPIU), 
which supports parallel and serial trace port implementations up to 16 MHz trace port 
clock speed [2]. The parallel port implemented in nRF52832 is 4-bits wide consisting of 
four data pins (TRACEDATA[0...3]) and a clock signal (TRACECLK). It supports all 
of the previously mentioned traces, but is typically only available in high-cost external 
debuggers. In contrast,  the serial interface is supported by many low cost debuggers 
including the built-in Segger J-Link OB debugger of the nRF52 development kit. The 
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serial trace port interface consists of a single output signal that uses Serial Wire Output 
(SWO) protocol. The serial interface supports only ITM and DWT traces.
The ARM debug interfaces  are  typically  implemented  in  a  10-  or  20-way two-row 
50 mil pitch pin headers (e.g. Samtec FTSH series) – although not necessary to do so. 
The difference between the headers is that the smaller connector doesn’t include the 
parallel port trace interface. Aside from the debug signals, both connectors include also 
target reset, reference voltage, ground detect and ground pins. 
[28]
Debug Interface Implementation
The debug interface of the platform was implemented in a 10-way connector, which 
means  that  the  TPIU  parallel  interface  isn’t  supported.  The  connector  was  wired 
according to the ARM SWD Trace Connector pinout as shown in Table 6.
Pin Name Pin Name
1 VTref 6 SWO (optional)
2 SWDIO 7 Key
3 GND 8 NC
4 SWCLK 9 GND Detect
5 GND 10 nRESET
Table 6: 10-way ARM debug connector pins for a SWD system.
A keying shroud version FTSH-105-01-F-DV-K made by Samtec was selected as the 
connector. Hence the key pin is not required for aligning the header, but if cable with 
blank whole is used the corresponding pin should be cut from the connector.
The debug connector signals are routed to the platform as shown in Figure 36. The VCC 
(VTref) signal is used by the debugger to detect the target interface voltage level. A 
100Ω  resistor R122 was placed in series with the signal to limit possible fault currents 
flowing into an un-powered debugger. The GND detect signal is used by the debugger 
to detect  when the target  device (platform) is connected to the debugger cable.  The 
signal  needs  to  be  grounded  on the  target  end.  The  SWD signals  of  the  debugger 
connection  are directly  connected  to the dedicated  processor  pins while  the reset  is 
distributed to the whole system.
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The system reset (SYS_RESET) signal is shared with the LED-driver, IO-expander and 
processor.  It  is  either  controlled  by  the  debugger  (CON14)  or  a  push-button  signal 
(BUTTON).  The processor  and peripheral  device  reset  sources  can be  separated  by 
disassembling resistors R117 and/or R118 if needed. When no further development is 
made with the platform and a reset source is no longer necessary, the BUTTON signal 
can be re-purposed as a push button input by disassembling the R117, adding a pull-up 
resistor R119 and programming the processor pin (P0.21) as GPIO.
5.5.2 Serial Interface
The nRF52832 SoC has a single full-duplex serial UART interface (UARTE), which 
supports automatic hardware flow control and parity checking/generation. It can operate 
on bus baud rates from 1200 baud up to 1 Mega baud and uses EasyDMA for internal 
data transfers between the DataRAM and peripheral. [2]
The hardware supports eight data bit packets with a single stop bit and optional parity 
bit.  This makes data  frames either  10 or 11 bits  long depending if  the parity  bit  is 
enabled or not. When parity is enabled, the additional bit generation and checking are 
handled automatically. Meaning that hardware adds an even parity bit to end of a data 
bit stream and checks received frames for one. Odd or stick parity bit frames are not 
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supported. Frames with wrong parity bit are indicated by an error detection function. 
The error detection includes also framing error and break packet detection as well as 
receive buffer overrun errors. [2]
Serial Interface Implementations
A USB to serial interface was implemented with a FT230X USB to serial transceiver 
(IC202) made by FTDI Chip  [29]. As shown in  Figure 37, the FT230X connects the 
nRF52832 UARTE to a USB interface. The transceiver supports hardware flow control 
and  bus  speeds  up  to  3 Mbaud.  Although  the  maximum  speed  is  limited  by  the 
nRF52832  UARTE  maximum  baud  rate  of  1 Mbps.  The  FT230X  features  four 
programmable  control  bus  pins  (CBUS0-4),  which  can  be  programmed through the 
USB interface for different  functions.  In the platform they are used for driving bus 
traffic indicating LEDs and USB supply detection pins (as discussed in chapter 5.4.2). 
An integrated 3.3V regulator (3V3OUT) of the FT230X is used for driving the CBUS-
signals (VCCIO) and status LEDs.
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To have future support for field bus devices with UART interface,  the serial bus of 
nRF52832 was diverted to the Extension board using a multiplexer/demultiplexer (mux) 
device  SN74CB3T3257  made  by  TI  [30].  The  multiplexer  is  a  four  bit  1-of-2 
bidirectional port with integrated level translators. It connects the processor to either 
USB port or extensions board (CON5) as shown in Figure 37. The A-port signals, going 
to the micro controller, are always connected to either B1- or B2-port corresponding 
signals, because the output enable -signal (OE) is always activated. Meaning that the 
SoC  is  always  connected  to  either  the  Extension  board  or  the  USB  interface 
respectively.  The connected port  is  selected  with a dedicated select-signal,  which is 
pulled down by a resistor (R224). Unless a USB host is connected, the select-signal is 
kept low by the resistor and consequently the processor UART signals are routed to the 
Extension  board.  When the  USB host  is  connected  to  the  platform,  the  transceiver 
generates a USB_V3.3 voltage which causes the select signal to be driven high by the 
mosfet Q204 and the transistor Q203. High level in the select signal connects the USB 
and processor signals together. If required, the processor can force the UART bus back 
to the Extension board by driving the USB_SEL signal high. Normally the USB_SEL 
signal is configured as an input with pull-up resistor enabled. The input is also used to 
detect presence of a USB host. The hardware flow control signals (RTS and CTS) can 
be used to cease communication when the bus is changed between the interfaces.
As shown in Figure 38, the USB serial interface has pull-up resistors (R214-R217) for 
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each  UART-signal  to  guarantee  correct  signal-levels  when  the  multiplexer  is  not 
connected  to  them.  The  multiplexer  inputs  can  tolerate  5.5 V  levels  even  when 
unpowered,  while  the outputs track  the supply voltage  of  the mux. This  allows the 
FT230X generated 3.3 V source to be directly used without any significant leakage to or 
from the platform. If multiplexing is not required, the IC206 can be left unpopulated 
and  resistors  R220-R223 can  be  used  to  directly  connect  the  USB interface  to  the 
processor. In this case, to avoid any leakage to the un-powered USB-transceiver, the 
UART drivers have to be disabled by software.
5.5.3 Data Storage Memory
The nRF52832 doesn’t have support for parallel memory interfaces, which means that a 
serial  interface data  storage device has to be used.  When a large non-volatile  serial 
interfaced memory is needed for data storage, the only option is to use a Flash based 
memory device. At the time of writing, other commercially available PCB mountable 
non-volatile  memory  chip  technologies,  such  as  Ferroelectric  RAM  (FRAM), 
Magnetoresistive RAM (MRAM) or Resistive RAM (ReRAM), are only available up to 
4 Mb memory densities.  For the intended usage much larger memories are required. 
[31]
An example  of  a  typical  platform data  logging structure  is  shown in  Table  7.  The 
maximum planned data recording speed for the platform is 50 ASCII characters or 16 
bytes of raw data per seconds, which means per day memory usage of about 4.1 MB and 
1.4 MB respectively. To hold at least a year of data at maximum recording speed the 
memory has to be bigger  than 1.5 GB for  ASCII data  and 0.5GB for raw data.  To 
accommodate this much data the Flash memory device has to be chosen accordingly.
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Parameter RAW (bytes) Example ASCII Characters
Time 7 11:10:15 01.09.2017 19
Thermocouple 2 155.2 5
Temperature 2 56.3 4
Set Value 2 80.2 4
Error Value 2 -20.9 5
Status 1 “NO ERRORS” 11
16 bytes 48 bytes
Table 7: Example of data logging space requirement.
Flash Memory Device
The most common Flash memory devices use either NAND or NOR type transistor 
memory cells. The difference between the types is in their cell array architecture and 
characteristics. NOR memories consist of parallel  connected individually addressable 
cells allowing random access to the memory and short read times. This type of flash 
memories  are  typically  used  in  applications  requiring  fast  read  times,  low standby 
power  and  fast  random  access  capability  –  for  example  memories  used  for  code 
execution.  NAND memories  in  contrary  consist  of  memory cells  arranged in series 
arrays. Each array with a shared bit-line and a select signal, which adds another level of 
addressing  compared  to  parallel  connected  cells.  The  additional  addressing  level  is 
justified  by  decrease  in  silicon  size  obtained  from  reduction  of  bit-line  metal 
connections.  This  makes  cost-per-bit  of  NAND  memories  low  and  allows  higher 
capacities.  The  NAND  memories  also  have  much  higher  write  and  erase  speed 
compared to NOR devices. Hence, NAND memories are typically used in data storage 
applications. [32]
NAND flash storage devices are available as managed or raw devices. The difference 
being that managed devices integrate a memory controller. At the time of writing, the 
largest “raw” NAND memory chips with serial interface have 4 GB of memory. This 
would be enough to store a year of data in the data structure mentioned in the previous 
chapter. Hence, a better solution for the platform is to use a managed memory device 
with significantly more data storage and a smart controller. A managed NAND flash 
could be a solid state disk (SSD), an eMMC or a Universal Flash Storage (UFS) device.  
